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Abstract 
Thin film transistor (TFT) backplanes are being continuously researched for new 
applications such as active-matrix organic light emitting diode (AMOLED) displays, sensors, 
and x-ray imagers. However, the circuits implemented in presently available fabrication 
technologies including poly silicon (poly-Si), hydrogenated amorphous silicon (a-Si:H), and 
organic semiconductor, are prone to spatial and/or temporal non-uniformities. 
While current-programmed active matrix (AM) can tolerate mismatches and non-
uniformity caused by aging, the long settling time is a significant limitation. Consequently, 
acceleration schemes are needed and are proposed to reduce the settling time to 20 µs. This 
technique is used in the development of a pixel circuit and system for biomedical imager and 
sensor. Here, a metal-insulator-semiconductor (MIS) capacitor is adopted for adjustment and 
boost of the circuit gain. Thus, the new pixel architecture supports multi-modality imaging 
for a wide range of applications with various input signal intensities.  Also, for applications 
with lower current levels, a fast current-mode line driver is developed based on positive 
feedback which controls the effect of the parasitic capacitance. The measured settling time of 
a conventional current source is around 2 ms for a 100-nA input current and 200-pF parasitic 
capacitance whereas it is less than 4 µs for the driver presented here.  
For displays needed in mobile devices such as cell phones and DVD players, another 
new driving scheme is devised that provides for a high temporal stability, low-power 
consumption, high tolerance of temperature variations, and high resolution. The performance 
of the new driving scheme is demonstrated in a 9-inch fabricated display intended for DVD 
players. Also, a multi-modal imager pixel circuit is developed using this technique to provide 
iii
for gain-adjustment capability. Here, the readout operation is not destructive, enabling the 
use of low-cost readout circuitry and noise reduction techniques. 
In addition, a highly stable and reliable driving scheme, based on step calibration is 
introduced for high precision displays and imagers. This scheme takes advantage of the slow 
aging of the electronics in the backplane to simplify the drive electronics. The other attractive 
features of this newly developed driving scheme are its simplicity, low-power consumption, 
and fast programming critical for implementation of large-area and high-resolution active 
matrix arrays for high precision.  
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  We are witnessing a new generation of applications of thin-film transistors (TFTs) for 
flat panel imaging [1, 2, 3] and displays [4, 5, 6]. Unlike the active matrix liquid crystal 
display (AMLCD) where TFTs act as simple switches [7], in recent applications, the TFTs 
operate as analog components [3, 6]. 
1.1 Organic Light Emitting Displays 
OLEDs have demonstrated promising features to provide a high-resolution, potentially 
low-cost, and wide-viewing angle displays. More importantly, OLEDs require a small current 
to emit light along with a very low operating voltage (3-10 V), leading to a very power 
efficient light emitting devices [4-6]. 
OLEDs are fabricated either by organic (small molecule) or polymeric (long molecule) 
materials. Small molecule OLEDs are produced by an evaporation technique in a high 
vacuum environment [8], whereas, polymeric OLEDs are fabricated by spin-coating or inkjet 
printing [9]. However, the efficiency of small molecule OLEDs is much higher than that of 
polymeric OLEDs. 
To increase the efficiency of the OLED, an engineered band structure is adopted [8]. A 
typical multi-layer OLED and its corresponding banding diagram are illustrated in Figure 1.1. 
The indium tin oxide (ITO) layer is the anode contact. The hole-transport layer (HTL), a p-
doped layer, provides holes for the emission layer (EML), and also prevents electrons from 
1
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traveling to the anode because of the band offset with the adjacent layers. For the cathode, 
the electron transport layer, an n-doped layer, provides electrons for the EML, and prevents 
the holes from traveling to the cathode. Then, the electrons and holes are recombined in the 
EML layer, resulting in the generation of photons [8, 10].  
The luminance of OLEDs is linearly proportional to their current at low-to-mid current 
densities, and saturates at higher current densities. Also, the voltage of OLEDs increases over 
time due to crystallization, chemical reaction at the boundaries, changes in the charge profile 
of the layers, and oxidation due to the existence of oxygen and moisture [11, 13]. 
Consequently, most of the proposed driving schemes are designed to provide a constant 
current for OLEDs to eliminate the effect of shifts in the OLEDs’ voltage.  
        
(a)                                                                        (b) 
Figure 1.1: (a) Multi-layer OLED stack structure and (b) OLED banding diagram [8, 10]. 
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OLEDs offer great promise in either passive or active formats. Figure 1.2 portrays a 
passive matrix OLED (PMOLED) architecture. By applying a voltage across the appropriate 
row and column contacts, a specific pixel is addressed. Thereby, a current flows through the 
organic layers at the intersection of these contacts to light up the pixel. In this architecture, 
the luminance during the programming is averaged for the entire frame rate. Thus, the pixel 
should be programmed for NxL where N is the number of rows and L is the desired 
luminance for a frame [15, 16]. Thus, the OLED current density increases significantly, 
especially for higher resolution displays [5, 17]. Since the OLED efficiency drops at high 
current densities [18], to increase the display resolution, the current increases by a power law 
instead of linearly. Thus, the power consumption increases and the OLED ages faster. As a 
result, the actual applications of PMOLED displays are limited to small displays that have a 
low resolution [5]. 
To increase the resolution and area of the displays, active matrix addressing is selected 
[5]. A simplified active matrix OLED (AMOLED) display structure is illustrated in Figure 
Figure 1.2: Passive matrix OLED display structure [16]. 
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1.3, where the pixel current is controlled by a drive transistor. During the programming cycle, 
the switch TFT is ON, and the pixel data is stored in the storage capacitor. During the driving 
cycle, a current, related to the stored data voltage, is provided to the OLED. Since the pixel 
current is smaller in the AMOLED displays, they have longer lifetimes than PMOLED 
displays. 
Figure 1.4 (a) reflects the structure of a bottom-emission AMOLED display in which 
the light passes through the substrate [19]. Thus the substrate is limited to transparent 
materials, and the aperture ratio is diminished by the area lost to the pixel circuitry, resulting 
in a higher current density. Moreover, the aperture ratio becomes more critical when 
considering a more complex pixel circuit to compensate for both spatial and temporal non-
uniformities. Hence, top-emission displays are preferred (see Figure 1.4 (b)). It provides for 
more than a 80% aperture ratio, and the substrate is not required to be transparent [20].  
Figure 1.3: Active matrix OLED (AMOLED) display structure. 
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(a) 
(b) 
Figure 1.4: Bottom and top emission AMOLED pixel structure [19, 20].
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1.2 Flat-Panel Biomedical Imagers 
Large-area flat panel digital imaging has been valued for its advantages, including the 
separation of detector, image storage, and display, which facilitates independent 
improvement by isolating the complexity of the different parts from each other. Moreover, it 
enables the use of digital processing of the captured images to improve visual quality and to 
make feasible, the use of computer-aided diagnostics [2]. The basic blocks of a flat panel 
imager include a sensor and a readout circuitry using transistors which act either as a switch 
or as an amplifier. The sensor, commonly used in these applications, is a PIN or a MIS diode 
in the case of indirect detection (in which x-rays are converted to optical signals by phosphor 
layers) or amorphous selenium for direct detection (whereby the incident x-rays are directly 
converted to electrical charge).   
 Figure 1.5 shows a passive pixel sensor (PPS) architecture in which the pixel consists 
of a switch TFT and a capacitor. The charge generated by the sensor is integrated into the 
storage capacitor which is read out by a charge-pump amplifier, while the switch TFT is ON. 
The gain of the PPS pixel is given as 
Figure 1.5: PPS imager pixel circuit [1, 2]. 
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gout CttQV /)( int= . (1.1) 
Here, Q(t) is the charge generated by the sensor and tint the integration time. However, due to 
non-uniformities such as noise and leakage currents, the minimum level, detectable by PPS 
pixel, is limited.  
To improve the sensitivity to small intensity signals, an active pixel sensor (APS) was 
introduced by Matsuura [3] (see Figure 1.6). Here, the storage capacitor is charged to a reset 
voltage. Then, the collected sensor charge into the storage capacitor modulates the current of 
the amplifier TFT (T1) as 
smpx CttQgI /)( int=  and greadpxout CtIV /= , (1.2) 
in which gm is the transconductance of T1, and tread the time associated with the readout cycle. 
However, for high intensity input signals, the on-pixel gain saturates the readout circuitry. In 
particular, for bio-medical x-ray imaging applications, the significant contrast in the signal 
intensity of the different imaging modalities mandates unique pixel design.  
Figure 1.6:  3-TFT APS imager pixel circuit [3]. 
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Recently, hybrid mode pixel circuits have been reported that can operate between the 
passive and active readout for modalities employing high and low x-ray intensities, 
respectively. Figure 1.7 shows the 3-TFT hybrid pixel circuit presented in [23]. The issue 
with this type of a circuit is that it can be optimized for only active or passive operation. For 
example, in the active readout mode, a small storage pixel is required to improve the SNR 
[23], whereas, in the passive readout, a large storage capacitor is needed to avoid saturation, 
improving the maximum detectable signal intensity. Also, a high resolution (2-TFT) version 
of this pixel has been reported [24]. In addition to a limited dynamic range, this circuit 
suffers from cross talk and accelerated aging of TFTs. In particular, during the readout cycle 
of a row, the amplifier TFTs in pixels of inactivated rows are in the linear regime resulting in 
relatively high cross talk and accentuated aging [25]. Moreover, to achieve linear sensitivity, 
Figure 1.7: Hybrid active-passive imager pixel circuit [23]. 
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the amplifier TFT is biased in the linear regime, which makes it very susceptible to IR drop 
and ground bouncing.
1.3 Backplane Technologies 
The pixel circuits discussed above can be fabricated using different technologies, 
notably, poly silicon (poly-Si) [27, 28, 29] and hydrogenated amorphous silicon (a-Si:H) [3, 
6, 30]. Poly-Si technology offers high-mobility and complementary (n-type and p-type) TFTs 
[28, 29], but has an undesirable large range of mismatched parameters over an array [31, 32]. 
This is due to the random distribution of the grain boundary in the material [31].  
In contrast, a-Si:H provides low mobility TFTs and does not provide p-type devices 
[33]. Also, the threshold voltage of TFTs increases (VT-shift) under prolonged bias stress due 
to the inherent instability of a-Si:H material [34, 35]. Despite these issues, the technology 
provides good uniformity over a large area. More importantly, a-Si:H technology's industrial 
accessibility, by virtue of its usage in the AMLCD [7], provides for low-cost large-area 
electronics. In particular, an a-Si:H TFT backplane has the benefit of all the desirable 
attributes of the well established a-Si:H technology, including  low-temperature fabrication 
Table 1.1: Comparison of TFT backplane technologies for large-area electronics [26]. 
Attribute a-Si:H poly-Si mc/nc-Si:H organic 
Circuit type n-type n-type/p-type n-type/p-type p-type 
Mobility (cm2/Vs) < 1 10~100 ~1 to 10 ~ 1 
Temporal Stability 
(∆VT) 
issue more stable  
than a-Si:H 
more stable  
than a-Si:H 
improving 
Initial Uniformity high low potentially high low 
Manufacturability  mature Developing Research Reseach 
Cost low high low potentially low 
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on plastic  for eventual flexible electronics.  Table 1.1 lists the attributes of different possible 
fabrication technologies. 
In addition, promising research has been carried out on new materials such as 
hydrogenated nano/micro crystalline (nc/mc) silicon [36, 37, 38], and organic 
semiconductors [39, 40]. The nc/mc-Si:H technology provides higher temporal stability [37, 
38] and mobility [36] compared to a-Si:H technology. On the other hand, organic 
semiconductor has demonstrated extremely low cost fabrication including inkjet printing. 
However, this technology suffers from bias-induced [41, 42] and environment-induced 
instabilities [43] and poor uniformity [44]. 
1.4 Thesis Outline 
Chapter 2 presents the challenges and design considerations for imaging and display 
applications in which we discuss the principle of different driving schemes, including voltage 
and current programming. The major drawback of these driving schemes is settling time 
which is investigated for both voltage and current programming; the proposed solution for 
improving voltage programming is presented in Appendix A.  
A simple acceleration technique for current programming is detailed in Chapter 3. An 
imager/sensor pixel circuit is discussed, followed by short-term stressing to improve the 
temporal stability; a more detailed description of this technique is presented in Appendix B. 
Also, presented is a pixel circuit for implementation of a 16x12 biomedical sensor. To 
improve the pixel dynamic range, a variable capacitor is used to mitigate the integration of 
the charge generated by the sensor, and also to improve the gain for very low intensity input 
signals. The acceleration technique is also demonstrated for stabilizing AMOLED displays. 
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Here, measurement and simulation results are presented for extreme spatial and temporal 
instability are presented.  
  Chapter 4 discusses the use of a positive feedback to improve the settling time for 
very small programming currents (~100 nA). Since the system is non-linear, the stability of 
the system is investigated using the Lyapunov approach. The operation and stability of a 
circuit implementation of the driving scheme is also detailed.  Measurement results for the 
circuit and the offset-leakage cancelation technique, developed for small current levels, are 
discussed. 
For applications where cost is critical including small area displays, a new charge 
based compensation technique is presented in Chapter 5. Here, the cost of implementation is 
reduced by simplifying the external driver requirements. Moreover, a novel relaxation 
technique is introduced to improve the stability of the AMOLED pixel circuit. The 
implementation of 9-inch and 2-inch displays is discussed, followed by stability 
measurement results for the 9-inch displays. The charge-leakage technique is also adopted in 
the development of extremely high dynamic range biomedical imager pixel circuit. The gain-
adjustability measurement results of the circuit are presented and the noise performance of 
the pixel circuit is analyzed. 
To meet the specification for high resolution applications such as large-area AMOLED 
displays, a highly accurate compensation technique is required to reduce the effect of 
temporal/spatial mismatches to less than 0.5%. To achieve 0.5% uniformity, a successive 
calibration technique is proposed in Chapter 7. Its implementation using a single-bit current 
comparator is reviewed. Measurement results for the current comparator and successive 
calibration are discussed. This method can control the non-uniformities in other components 
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such as sensor and OLED. Calibration of the OLED with this technique is described in 
Appendix C. 
Chapter 7 concludes this thesis. 
Chapter 2 
Specifications and Considerations 
As described in Chapter 1, technologies such as poly-Si, a-Si:H, and organic 
semiconductors are available for the fabrication of pixel circuits. Figure 2.1 demonstrates 
three most used TFT structures. Since the bi-layer staggered bottom-gate structure requires 
fewer mask sets and processing steps, it is highly adapted in an industrial scaled a-Si:H 
fabrication. However, this structure is prone to a higher leakage current, since the back-side 
of a-Si:H layer is damaged during the process. An alternative solution to this structure is tri-
layer structure in which an etch stopper layer is used to preserve the a-Si:H layer. However, 
tri-layer structure has more mask layers and process steps compared to the bi-layer structure 
which makes the industry resilient to adopt the tri-layer structure. For poly-Si TFTs, the 
coplanar top-gate structure is the most common structure. This structure enables 
recrystallization of amorphous silicon layer after deposition. Also, it supports self-alignment, 
resulting in smaller design rules and TFT sizes.  
2.1 Temporal and Spatial Non-Uniformity 
Each of these fabrication technologies is associated with drawbacks for circuit design. 
However, the key challenge in using the available technologies is the temporal or spatial non-
uniformities. In a-Si:H technology, the threshold voltage of the TFTs tends to shift (VT-shift) 
under prolonged bias stress condition (denoted in Figure 2.2). Considering that each pixel in 
most applications experiences different biasing conditions, the VT-shift will increase the non-
13
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uniformity across the panel over time. This phenomenon occurs due to charge trapping 
and/or defect state creation [45, 46]. The VT-shift has been modeled under different 
conditions including constant voltage [45, 46], constant current [47], and pulsed stress 
conditions [48, 49]. Depending on different applications, one of these models can be applied 




Figure 2.1: Different TFT structures: (a) bi-layer inverted staggered, (b) tri-layer inverted 
staggered, and (c) coplanar. 
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current stress, the VT-shift is severe [47] and unlike the TFT under constant voltage stress, 
the VT shifts tends to increase forever. 
Also, poly-Si TFTs are more stable but suffer from initial non-uniformities caused by 
recrystallization methods [31, 32]. Since the channel of a TFT consists of several randomly 
oriented crystalline grains, the interface of these grains (grain boundaries) can manipulate the 
Figure 2.2: Biased induced VT-shift (stress condition: VGS = 10 V, VDS = 0.1 V). 
(a)                                              (b) 
Figure 2.3: (a) VT and (b) mobility variation in poly-Si TFTs (adapted from [32]). 
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mobility and VT. Figure 2.3 shows the stochastic results gather from a set of 600 poly-Si 
TFTs. It is evident that both VT and mobility are prone to mismatch.  
2.2 Compensation Schemes 
Although, the initial spatial mismatches results in an after-fabrication non-uniformity 
reducing the yield significantly, the temporal instability increases the non-uniformity over 
time, and shortens the lifetime of the device. However, the initial spatial mismatches and 
temporal instability tend to cause the same effect in the pixel circuit. As a result, most of the 
compensation techniques control both spatial and temporal non-uniformity.  The two primary 
compensation techniques, introduced to improve the yield/lifetime and panel quality, are 
current and voltage driving schemes [6]. 
2.2.1 Current Driving Scheme 
Current-programmed active matrix (AM) architectures are attractive for displays and 
sensors independent of the fabrication technology because of their ability to tolerate 
mismatches and non-uniformity caused by aging.  
Figure 2.4 illustrates two different pixel circuits, based on the current cell and current 
mirror. Two current programmed pixel circuits (CPPCs) for AMOLED displays and flat-
panel imagers are depicted in Figure 2.5. Here, a shared data line is connected to the Iin port 
of the pixels in one column and a current source is used as part of peripheral circuitry to 
program the pixels row by row. Figure 2.6 (a) shows a detailed model of the data line, in 
which Ri (i= 1 to n) stems from the sheet resistance of the metal, Ci (i= 1 to n) the parasitic 
capacitances stemming from the line and pixels, and ILi (i= 1 to n) the leakage current 
contribution of the i
th
 pixel. In addition, the switches, used to form the pixel circuits, are not 
ideal, adding resistance (Rs) to the path of the programming current. It is noteworthy that the 
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value of Ri (i= 1 to n) is a few ohms whereas the Rs can be as high as few 100 KΩ. To 
simplify the analysis, the first order model in Figure 2.6 (b) [9] is selected. Here, CP and IL
(a)                                                  (b) 




Figure 2.5: Current programmed pixel circuit (CPPC) for (a) AMOLED displays (adapted from 
[50]) and (b) flat-panel imagers (adapted from [51]). 
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represent the effective parasitic capacitance and leakage current, respectively. As discussed 
in [6], assuming that T1 is in the saturation regime and IL = 0, the behavior of the pixel based 






























































= . (2.1) 
Here, V(t) is the line voltage, IP the programming current, V0 the pre-charged voltage of the 
data line, VT the threshold voltage of T1, K the gain in the I-V characteristics of T1 (IDS =  K 
(VGS-VT)
2
) [52], and τ = 2CP/( K.IP)
0.5
. Considering the fact that CP is large and K is small, the 
settling time becomes longer.  
(a) 
(b) 
Figure 2.6: (a) Line model for a column during the programming cycle and (b) its simplified 
equivalent. 
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To investigate the actual settling time, an a-Si:H pixel circuit, based on Figure 2.4 (b), 
is used with an external parasitic capacitance, along with a voltage controlled current source  
(VCCS), in which Iout = Vin/R1 (see Figure 2.7(a)). A photomicrograph of the pixel circuit is 
depicted in Figure 2.7 (b) and its parameters are listed in Table 2.1. Since the pixel is 
fabricated for the AMOLED display, the components TO and CO are used to emulate the 
OLED and its intrinsic capacitance. It is noteworthy that to generalize the analysis for 
imaging and display applications, the effect of the OLED capacitance in equation (2.1) must 










Figure 2.7: (a) Discrete VCCS and (b) photomicrograph of fabricated current cell in amorphous 
silicon technology. 
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time measurements to be consistent with the analysis. The 5% settling time of the drain-
source current (IDS) of T1 is measured by Tektronix TDS 5054 5 GS/s oscilloscope. Figure 
2.8 indicates that the settling time increases linearly with parasitic capacitance (CP) as 
predicted in (2.1). Considering a 240-row array structure with a 60-Hz frame rate, the 
programming time for each row is less than 70 µs. As shown in Figure 2.8, the settling time 
is higher than 70 µs and becomes even more severe for larger parasitic capacitances, which is 
true in the case of large-area devices such as displays and x-ray imagers.  
Table 2.1: Parameters of the amorphous silicon current cell. 
Name Description Value 
W/L(T1) Aspect ratio of  T1 (µm) 400/23 
W/L(T2) Aspect ratio of  T2  (µm) 100/23
W/L(T3) Aspect ratio of TFT used for OLED  (µm) 100/23 
CS Storage capacitance (pF) 1  
Figure 2.8: Measured settling time as a function of parasitic capacitance for large and small 
programming currents. 
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Figure 2.9: As in Figure 2.8, but settling time is as a function of the pre-charge voltage. 
Figure 2.10: Settling time as a function of the programming current for different parasitic 
capacitances. 
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The effect of the pre-charging voltage (V0) on the settling time is demonstrated in 
Figure 2.9. As the pre-charging voltage gets closer to the final voltage (Vf) characteristic for a 
specific programming current, the settling time drops significantly. However, due to the high 
level of mismatch, a priori selection of a suitable pre-charging voltage is not practical. Figure 
2.10 shows the effect of programming current (IP) on the settling time, where the V0-Vf is 1 V. 
As (2.1) predicts, the settling time should drop linearly on a logarithmic scale as the 
programming current increases. However, the measurement results do not show the presence 
of perfect correlation at large current levels. This could be due to the resistance of the switch 
transistors. Assuming that the VDS of the switches is small, the resistance of the switches is a 









Here, KS is the gain in the IV characteristics of switches, VH the select voltage, VL the voltage 
on the data line, and VTS the threshold voltage of switches. Thus, for a given select voltage, 
the resistance of the switches increases as the voltage of the data line increases due to larger 
currents. As a result, the actual settling time deviates from that predicted by the first order 
model shown in Figure 2.6 (b). 
Although, several solutions have been proposed to accelerate the settling time [14, 53, 
54, 55], the effectiveness of those solutions, coupled with power consumption and/or circuit 
overhead, is a lingering issue.  
2.2.1.1 Scaling Acceleration 
Chapter 2: Specifications and Considerations                                                                                 23 
Acceleration techniques, based on scaling, have been used in current mirror and current 
cell architectures for settling time reduction [14]. Figure 2.11 (a) denotes a current-mirrored 
(a) 
(b) 
Figure 2.11: Acceleration driving scheme: (a) scaling (adapted from [14]) and (b) additive 
(adapted from [53]). 
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current-scaling pixel circuit. Here, the programming current is k times larger than the actual 
current required for the pixel circuit and the current is scaled down at the pixels. In particular, 
for very low currents, of the order of 100 nA, k should be several hundred.   
2.2.1.2 Additive Acceleration 
The other solution is additive acceleration in which bias current (IB) is added to the 
actual current and is subtracted locally at the pixel [53, 54, 55] (illustrated in Figure 2.11 (a)). 
This method is more effective for low current levels compared with the scaling method, and 
is applicable to both current mirror and current cell pixel architectures [17]. However, the 
bias current can be large, leading to high power consumption. This can be a major concern in 
portable devices such as small displays, and more importantly, the subtraction of this bias 
current potentially reduces the immunity to mismatches and temperature fluctuations.  
2.2.2 Voltage Driving Scheme 
The voltage driving schemes have been mostly adapted in the AMOLED pixel circuits 
[6, 56]. In voltage driving schemes in order to compensate for the VT-shift in a-Si:H or VT-
mismatch in poly-Si TFTs, the gate-source voltage (VGS) of drive TFT must include the 
programming voltage and the VT of the drive TFT. Here, the major operating cycles are 
Vcomp-generation, VT-generation, programming, and driving [57, 58]. In the pre-charging 
cycle, a compensating voltage is stored in the storage capacitor. During the VT-generation 
cycle, the voltage stored in the storage capacitor discharges through the diode-connected 
drive TFT until it turns off, so the gate-source voltage is equal to the VT of the drive TFT. In 
the current-regulation cycle, a programming voltage (VP) is added to the generated VT, 
resulting in a gate-source voltage as VP+VT. Therefore, during the driving cycle, the pixel 
current is given by 
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α
)( Ppixel VKI = . (2.3) 
Based on the method used to add a programming voltage (VP) to the generated VT, the 
voltage-programmed pixel circuits (VPPCs) can be divided into four different categories: 
stacked, parallel-compensation, boot-strapping, and mirror VPPCs.  
2.2.2.1 Stacked Voltage Programming 
Figure 2.12 shows the simplified circuits for a typical stacked VPPC during different 
operating cycles [59, 60]. Here, CS is the storage capacitor, and COLED the OLED capacitor. 
During the pre-charge cycle, node B is charged to -Vcomp. During the VT-generation cycle, 
node B is discharged until T1 turns OFF so that the voltage at node B becomes –VT of T1. In 
the current-regulation cycle, node A is charged to VP. Considering that COLED is large, the 
voltage at node B stays at -VT, resulting in the VGS of T1 as VP+VT.   
Two pixel circuits, based on this driving scheme, are depicted in Figure 2.13. In the 3-
TFT pixel circuit [59], T3 and T1 reduce to the diode-connection configuration during the 
VT-generation cycle (third operating cycle). Also, the programming voltage is written into 
storage capacitor (CS) through T2. Here, the OLED should be patterned to enable changes to 
Vca of each row without affecting the other rows in the matrix structure. In the 2-TFT pixel 
circuit presented by Reza [60] (Figure 2.13 (b)), during the VT-generation cycle (second 
operating cycle), the gate terminal of i is connected to Vref through T2, and the drain terminal 
is connected to a high positive voltage (VDD). Also, T2 is used to write the programming 
voltage into storage capacitor CS.  
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Figure 2.12: Stacked VPPC configurations during different operating cycles. 
(a)                                                                 (b) 
Figure 2.13: Stacked VPPCs; (a) 3-TFT pixel circuit (adapted from [59]) and (b) 2-TFT pixel 
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Figure 2.14: Parallel-compensation VPPC configurations during different operating cycles. 
(a)                                                                 (b) 
Figure 2.15: Parallel-compensation VPPCs: (a) 4-TFT pixel circuit (adapted from [61]) and (b) 
5-TFT pixel circuit (adapted from [62]). 
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2.2.2.2  Parallel-Compensation Voltage Programming 
Figure 2.14 shows simplified circuits for a generic parallel-compensation VPPC by 
using n-type TFTs during different operating cycles. In the pre-charge cycle, node A is 
charged to Vcomp. Here, VT generation and current regulation occur simultaneously. At the 
beginning of the VT-generation/current-regulation cycle, the source voltage of T1 goes to the 
programming voltage (VP). During this cycle, node A is discharged until T1 turns OFF, so 
that the voltage at node A becomes VP+VT of T1. During the driving cycle, source voltage of 
T1 goes to Vref, such that the VGS becomes VP+VT-Vref.  
Figure 2.15 demonstrates two parallel–compensation VPPCs [61, 62]. Here, the 
compensation and programming occur in the second operating cycle. In the pixel circuit of 
Figure 2.15 (a), Vref = VDS5+VOLED, where VDS5 is the drain-source voltage of T5, but Vref is 
equal to VOLED in the other pixel circuit. 
2.2.2.3 Bootstrapping Voltage Programming 
Figure 2.16 shows a typical bootstrapped VPPC by using n-type TFTs during different 
operating cycles [6]. During the VT-generation cycle, the voltage at node A (Vcomp) is 
discharged through the diode connected drive TFT (T1) until T1 turns off. Thus, the voltage 
stored in CS is the threshold voltage of T1. Then a programming voltage (VP) is added to the 
stored VT by boot-strapping, resulting in VGS of T1 as VP+VT. Therefore, the VT-shift/VT-
mismatch of the drive TFT does not affect the OLED current.  
Two bootstrapped VPPCs are demonstrated in Figure 2.17 [63, 64]. At the end of the 
programming cycle of  the pixel circuit shown in Figure 2.17 (a), the voltage at node C (VC) 
is equal to VP, the voltage at node A (VA) VP+VT, and Vref equal to VDD [63]. VA and VC of 
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the pixel shown in Figure 2.17 (b) are the same as those in previous pixel. However, Vref is 
equal to VOLED in this pixel circuit [64].  
Figure 2.16: Bootstrapped VPPCs during different operating cycles. 
(a)                                                              (b) 
Figure 2.17: Bootstrapped VPPCs; (a) p-channel pixel circuit (adapted from [63]) and (b) n-
channel pixel circuit (adapted from [64]). 
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2.2.2.4 Mirror Compensation Voltage Programming  
This family of pixel circuits is a combination of mirror topology and one of the 
aforementioned driving schemes. Here, instead of compensating the VT-shift/VT-mismatch in 
the drive TFT, the VT-shift/VT-mismatch in the mirror TFT is compensated. In poly-Si 
technology, the principal assumption for these circuits is that the short range mismatch is 
negligible. However, in a-Si:H technology, the drive and mirror TFTs must have the same 
biasing conditions in order to have the same VT-shift.  
Two mirror VPPCs, based on parallel-compensation, are shown in Figure 2.18. In the 
pixel circuit of Figure 2.18 (a), the pre-charging occurs through T4. The mirror TFT is T3, 
and so the voltage at node A is VP-VT3 during the drive cycle. If VT3 and VT1 are identical, this 
can compensate the VT-mismatch of T1. The role of T5 is to prevent unwanted emission 
(a)                                                           (b) 
Figure 2.18: Mirror VPPCs; (a) p-channel pixel circuit (adapted from [65]), (b) complementary 
pixel circuit (adapted from [66]). 
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during the first operating cycle (pre-charging). In the complimentary pixel circuit, T4 pre-
charges the node A, and T3 is used to generate the VT. Here, complementary technology is 
required. 
2.2.2.5 Spatial Mismatch and Temperature Variation 
The drawback of the voltage driving scheme is the high level of sensitivity to spatial 
mismatch, and environmental parameter variations. Therefore, employing voltage-
programmed pixel circuit with poly-Si technology is an area of concern due to a large spatial 
mismatch. Following (2.3), K is a function device geometry and mobility. Therefore, any 
change in the geometry due to spatial mismatch directly affects the pixel current. Also, since 
the TFT mobility is a strong function of temperature, any temperature change results in pixel 
current variation.  
However, the stacked voltage-programmed pixel circuits are less sensitive to mismatch 
and temperature variation. In the pixel circuit shown in Figure 2.13 (b), since T1 is ON 
during the third operating cycle, the stored gate-source voltage of T1 reduces. The VGS of T1 













where τCR is the timing budget of the current-regulation cycle. This indicates that the stored 
VGS of T1 depends on K. Furthermore, a change in K due to spatial mismatch, temperature 
variation, and mechanical stress changes the stored VGS of T1 in the reverse direction. 
Although, the current of T1 depends on both VGS and K, this reverse variation makes the 
pixel less sensitive to mismatch. Figure 2.19 demonstrates the pixel current for the stacked 
VPPC and conventional 2-TFT driving schemes. The pixel current surpasses close to 300% 
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for the latter after 70 
◦
C, whereas the current changes less than 40% for the compensation 
driving scheme [68]. 
2.2.2.6 Imperfect Compensation 
The principle obstacle in using voltage-programmed pixel circuits in large-area devices 
is the imperfect compensation during the VT-generation cycle [57, 58]. Considering that the 
drive TFT is in the saturation region during the VT-generation cycle, the overdrive voltage of 


















Figure 2.19: Temperature stability measurement results for stacked VPPC (circles for COLED = 6 
pF and squares for COLED = 8 pF) and conventional (triangles) driving schemes [68]. 
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where CT is the total capacitance that is effective during the VT-generation cycle, and τ the 
timing budget of the VT-generation cycle. For perfect compensation, the overdrive voltage 
should be zero at the end of this cycle. Following (2.5) since τ is limited, the overdrive 
voltage is not zero, inducing a VT-dependent error in the pixel current. In the stacked voltage-
programmed pixel circuits, CT is CS+COLED, and in other pixel circuits CT is CS. Since COLED
is larger than the storage capacitor (CS), the imperfect compensation can be more severe in 
the stacked voltage-programmed pixel circuit. Measurement results for the different between 
threshold voltage (VT) and generated threshold voltage (VTG) with different timing budgets 
assigned to the VT-generation cycle are shown in Figure 2.12. While VTG and VT are exactly 
the same for a 200-µs VT-generation, VTG has a fixed error for medium VT-generation cycles 
(τ = 150 µs and 125 µs), becoming more severe for short VT-generation cycles (τ = < 125 µs). 
Consequently, the errors in the generated VT (VTG) for small timing budgets preclude the use 
Figure 2.20: Effect of limited timing budget on VT generation. 
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of voltage compensating techniques in AMOLED displays. The experiments are carried out 
by using a TFT with an aspect ratio 400 µm/ 23 µm. 
2.3 Design Considerations for AMOLED Displays 
In addition to current and voltage driving schemes, several other driving schemes have 
been proposed for AMOLED displays including optical feedback [68], electrical (current or 
voltage) feedback [69, 70], and digital [71] (time based) driving schemes. In optical feedback, 
a photo diode/TFT is used to monitor the OLED luminance, and adjust the gate voltage of the 
drive TFT accordingly [68]. Thus, the optical feedback can theoretically compensate for all 
the undesirable effects such as VT shift/mismatch, temperature variation, and OLED aging. 
However, the problem with this driving scheme is the instability of the sensor, high 
susceptibility to cross talk, and complex pixel circuits. On the other hand, electrical feedback 
has more stable operation, but comes with the cost of higher cost driver and lower resolution 
pixel circuit. Also, despite the simplicity of the digital driving schemes [71], they suffer from 
the contrast ratio due to missing low gray scales. Also, the number of gray scale is limited in 
this type of driving scheme. 
In order to design a suitable driving scheme for different AMOLED displays, one 
needs to know the major design considerations which can be listed as lifetime, differential 
aging and mura, power consumption, aperture ratio, IR drop, and implementation cost. 
2.3.1 Lifetime and Yield 
Display lifetime is when the display luminance is dropped to half of its initial value. 
This occurs due to OLED luminance degradation and TFT degradation. For simplicity, it is 
assumed that in a-Si:H AMOLED display, TFT is the only source of aging and the 
compensation scheme can perfectly manage the effect of aging. However, the compensation 
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is limited to the given headroom between maximum overdrive voltage and the operating 
voltage of the driver. To find out the limitation due to the operating voltage, the VT shift 
model for constant current is used. The shift in threshold voltage under constant current is 
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where τ, β, γ are process/device dependent parameters [47]. The time required to reach some 
























For convenience, the current-voltage characteristic of the drive TFT is written, in the 
following form, by assuming operation is in the saturation regime  
α)( TGSDS VVKI −= , (2.8) 
 where K ∝ (W/L)µ where µ is mobility.      
( )
1
max max /GS T DSV V I K α− = , 
(2.9) 
where  
    max 0 maxT T TV V V= + ∆ . (2.10) 
Here, VT0 is the initial threshold voltage. Failure occurs when VGSmax reaches VDD-VOLED
(≡Vdd) then the maximum allowable VT-shift is then given as                                                    
( )
1
max 0 /T dd T DSV V V I K α∆ = − − . 
(2.11) 
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Therefore the lifetime following (2.7) can be estimated as 
     
(2.12) 
Following (2.12), the maximum allowable VT-shift for a given Vdd increases with the larger 
size of drive TFT. However, the size of drive TFT is limited by aperture ratio and pixel size. 
The required lifetime varies in different applications. For a smaller display with less area for 
large drive TFT, the lifetime is also smaller (~3000 hours). On the other hand, for larger 
displays, the required lifetime is around 50000 hours. As it is explained in Chapter 5, the size 
of drive TFT is limited by other factors such as the OLED current density. Thus, achieving 
such a lifetime without suppressing the aging can be challenging. 
Although poly-Si backplane is more stable, the level of mismatch, which can be 
compensated, is limited to the Vdd and maximum required current, resulting in limited yield. 
2.3.2 Differential Aging and Mura  
Due to different non-idealities such as charge injection (see Chapter 6), the 
compensation techniques are not perfect. As a result, after compensation, the luminance 
different across the panel may increase which is called differential aging (for temporal non-
uniformity) or mura (for spatial non-uniformity).  The amount of acceptable differential 
aging (or mura) changes, based on applications. For example, the amount of differential 
aging for mobile application is approximately 2% after aging the display with a white-and-
black checker board for 120-hour. On the other hand, it should be less than 0.5% for a 
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2.3.3 Power Consumption 
Power consumption in a display consists of two distinct parts: panel and the driver. 
Also, the power consumption of an AMOLED panel stems for the programming and the 
driving power consumption. The power consumption, during driving cycle, is mostly due to 
charging and discharging different parasitic capacitors, particularly in VPPCs. The power 
consumption, during driving cycle, stems from the current passing through the OLED and 
drive TFT. Thus for a given OLED, to reduce the power consumption of the panel, the 
voltage drop across the TFT needs to be reduced which is limited by the size of TFT, 
required brightness and required lifetime. However, as a rule of thumb, the number of TFTs, 
within the active path during the driving cycle, should be as low as possible (e.g. one or two) 
to reduce the power dissipation. 
2.3.4 Aperture Ratio 
The aperture ratio is the area of the OLED to the total area of the pixel. Since the 
OLED degradation is a function of the current density [68], for a given brightness (resulting 
in a required current), the OLED lifetime increases as the aperture ratio increases. To 
improve the aperture ratio, fewer TFTs in a pixel and an improved layout is required. 
2.3.5 IR Drop and Ground Bouncing 
Although the current level for each individual pixel is low (around few µA), the total 
current which passes through the common electrode can be significant due to the high 
number of pixels in a display. As a result, the effective ground (or VDD) voltage can be 
different for each pixel resulting in luminance gradient across the panel. This effect is 
simulated using finite element method for different structures (denoted in Figure 2.21). It is 
clear that by connecting more sides of the common electrode to the voltage source, the 
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voltage drop can be reduced and the voltage gradient becomes smoother. However, the pixel 
circuit and driving scheme should be able to tolerate the ground-bouncing and IR drop, since 
they change as the current density varies with different pictures shown on the display.  
2.3.6 Implementation Cost 
Another important aspect of the design is the cost, in particular for small area displays 
for portable applications. In a display structure, the cost is enforced by yield and driver 
components. To improve the yield, a more stable pixel circuit with fewer TFTs is required. In 
  
(a)                                                (b) 
  
(c)                                                (d) 
Figure 2.21: Voltage gradient across the common electrode based on different sides connected to 
the voltage source: (a) one side, (b) two sides, (c) three sides and (d) four sides.  
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addition, the driving scheme should not increase the complexity of the drivers. In particular, 
the number of controlling or data signals required for each column and row should be 
reduced. For example, if a driving scheme needs a data line and a monitor line for each 
column, the number of source driver pads increases dramatically. Considering that the source 
drive is mostly pad-limited, two lines per column doubles the size of the driver leading to a 
higher cost.  
2.4 Design Considerations for Flat Panel Imager  
Most of the discussions in the previous section about lifetime, uniformity, and power 
consumption can be applied to the imaging application, as well. However, some design 
considerations are more important for imaging including input dynamic range, input refereed 
noise, resolution, and cost. 
2.4.1 Input Referred Noise and Dynamic Range 
The noise model for the 3-TFT APS pixel circuit during different operating cycles is 
depicted in Figure 2.20. Here, it is assumed that the output of the pixel is virtual ground. The 
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(2.13) 
in which R3 and in3 is the channel resistance and noise of T3, respectively. Since T2 and T1 
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(2.14) 
The total input referred noise can be given as: 




































The low end of a dynamic range is defined by the maximum input referred noise of the 
system.  




q ∝ (2.16) 
in which, Imin is the minimum input signal intensity, η the conversion efficiency of the sensor, 
qs is the noise associated with sensor, qn the total input referred noise in terms of number of 
electron. Following (2.16) and (2.17), the sensitivity of the pixel sensor is limited by input 
referred noise and conversion efficiency of the sensor. On the other hand, the high end of 





q =max  and 
η
maxIqmaz ∝ . (2.17) 
Figure 2.22:  Noise model for 3-TFT APS imager pixel circuit [3]. 
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Here, AT is the total system gain and VHS is the maximum output voltage of the readout 
circuit. Considering using a charge-pump amplifier as readout circuitry with a capacitance of 






A ∝ (2.18) 
where gm is the transconductance of the amplifier TFT in case of active mode. Also, tRd is the 
readout time. Thus to increase the high end of the dynamic range one can use a larger Cg or 
smaller CS. 
2.4.2 Implementation Cost 
Due to the need for low volume of biomedical imagers, their cost is very high. A multi-
modal platform can improve the overall cost by sharing the device between several 
applications. However, due to the high contrast between the dynamic ranges of the different 
applications, the multi-modal platform must be able to handle a wide dynamic range.  
2.5 Summery 
Spatial and temporal uniformity is the major concern in development of AMOLED 
displays and flat panel imagers. Although current programming can improve the uniformity 
and reduce the pixel sensitivity to device variation, it suffers from long settling time. Voltage 
programming, however, is faster but it is prone to imperfect compensation. To implement 
stable and uniform devices using the existing technologies, new compensation techniques, 
improving the uniformity, lifetime, and yield, are required. 
Also, the new driving scheme should provide for low power consumption, low 
implementation cost, high resolution for AMOLED display. In addition to low cost and low 
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power consumption, the proposed driving schemes should results in improving the dynamic 
range and lowering the effect of input referred noise.  
As result, the design strategy during the course of this research has been based on the 
fact that stability and uniformity has the highest priority. Moreover, seeking optimized 
solution for each application instead of a universal solution has been the other principle of 
the design strategy.  
Chapter 3 
Hybrid Voltage-Current Programming 
As described in Chapter 2, the settling time in current programming depends strongly 
on the VT of T1 and initial line voltage (V0). Figure 3.1 shows the settling time of the pixel 
circuit depicted in Figure 2.5 (a) as a function of the initial voltage. It is evident that the 
settling time changes as the initial voltage changes. As a result, since the voltage of the 
previous pixel remains on the data line, the programming of the new pixel is affected. Pre-
charging the data lines to a specific voltage can control the effect of the initial voltage, but 
this can increase the power consumption considerably. Moreover, initial voltage is a function 
of the VT. Thus, the settling time cannot be managed by a fixed pre-charging voltage, because 
the value of VT is varying.  
Figure 3.1: Settling time of current programming as a function of initial voltage: (a) V0 = 0 V and 
(b) V0 = 4 V. 
43
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Thus, a dynamic line pre-charging scheme, coupled with a large current, is required to 
improve the settling time. To develop this driving scheme, a fix current is required to 
program the pixels so that the initial voltage becomes independent of the pixel content. Also, 
in-pixel current reduction/division is used to adjust the pixel current accordingly.  This 






















                                   (a)                                                          (b) 
           
    (c)                                                           (d) 
Figure 3.2: 2-TFT hybrid active-passive pixel sensor circuits: (a) 2-TFT hybrid pixel circuit and (b) 
its corresponding array structure along with (c) signal diagrams for active readout (low intensity 
sensor signals) and (d) passive readout (high intensity sensor signals) mode signal diagram. The 
gray components are used only in the active readout mode. 
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3.1 Multi-Modal Biomedical Imaging Pixel Circuit 
Figure 3.2 (a) demonstrates multi-modal pixel circuits for bio-medical imaging [74]. It 
operates in active readout mode for low intensity sensor signals such as fluoroscopy in x-ray 
imaging, and in passive readout mode for high intensity sensor signals such as digital 
radiography. In these circuits, T1 is the amplifier and T2 is the reset switch transistor. But, 
T1 also performs the function of a readout switch for the active readout. The corresponding 
array structure is depicted in Figure 3.2 (b).  Figure 3.2 (c) describes the active mode 
operation of the pixel circuits. Initially, during the reset cycle, the gate voltage of T1 is 
charged to a reset current (IR). During the programming, IR is larger than the required current 
to accelerate the settling time. Figure 3.3 shows the settling time of the pixel circuit using 4 
µA where VT[n] and VT[n-1] represent the threshold voltage of the two adjacent pixel circuits 
in the array. It is clear that the settling time is below 20 µs for a wide range of threshold 
Figure 3.3: Settling time of CBVP pixel circuit.                                                                   
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voltage variation. This is the case for sensor application since the pixel ages almost identical. 
Also, since the short-term stress condition introduced in [75, 76] is adopted, the aging of the 
pixel is limited significantly. 
During the integration cycle, where T1 is not under stress (VGS = VDS = 0), the sensor 
signal is integrated into the storage capacitor and generates a voltage (Vgen), which modifies 
the reset current (IR) and changes the output current accordingly. The change, associated with 
the output current, is given by  





V = , and inttQ η= (3.1) 
where K is the gain parameter in the I-V characteristics of the TFT [52], Q the charge 
generated by the sensor, tint integration time, and η the conversion rate which is a function of 
the conversion efficiency of the sensor, input signal intensity, and sensor area. The current of 
T1 can be read out through the same data line (DATA[i]) by a trans-resistance or charge 
Figure 3.4: Stability of the pixel current (here, voltage programming is used for DC biasing).                 
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amplifier while VB1 and VB2 are at V1 and V2 voltages, respectively. These voltages should 
be chosen in such a way that T1 is turned on during the readout cycle. For example, VB1 can 
be connected to ground during all the operating cycles (V1 = 0). Also, VB2 has the reset 
voltage (VR) during the reset and integration cycles and zero (V2 = 0) during the readout 
cycle.   
Since, T1 is ON only during the readout cycle, minimizing the effect of the leakage 
current on the operation of the pixel circuits in the same column. More significantly, since T1 
is ON for only a fraction of the frame-time, it remains stable for longer of time [76]. Figure 
3.4 signifies the pixel current stability for a over 500-hour operation.  
During the readout cycle, a periodic pulse is applied to either VB1 or VB2, turning T1 
on and off periodically. Since the flicker noise at low frequencies stems from the large time 
Figure 3.5: Pixel output current noise using different biasing techniques.                                     
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constant trapping-detrapping events, the applied pulse, depending on the pulse width, 
amplitude, and frequency, serves to reduce the noise at lower frequencies similar to what has 
been observed in the transistors in CMOS technology [77, 78]. Considering the fact that 
flicker noise is one of the most important limiting factors of the performance in readout 
circuits, the switched biasing technique can improve the noise performance of the pixel 
significantly. The noise performance of the pixel is depicted in Figure 3.5. Although, the 
noise during a normal readout (30 KHz readout) is smaller than DC biasing, it is larger than 
the switched biasing technique with two pulses per readout cycle (60 KHz). The setup used 
for measurement of the flicker noise is shown in Figure 3.14. Here a 8013B HP pulse 
generator is used for the biasing signal. The entire setup is placed in a double-shielded copper 
box to reduce external noise coupling, while a differential structure is deployed for further 
reduction in the input noise associated with a pulse generator. The switches (SW) are used to 
compensate for the offset caused by any mismatch in the resistors and TFTs. Before 








Figure 3.6: Noise measurement setup.                                                                   
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resulting in the balanced inputs at the low-noise amplifier (pre-amplifier 5006 Brookdeal). 
Since the capacitors are large, the stored voltages for the offset are preserved after the 
switches are turned off. The output of the low-noise amplifier is fed to a HP 3562A dynamic 
signal analyzer to extract the power spectral density of the amplified signal. The size of the 
TFTs used in the measurement is 800 µm/23 µm, and the source and drain terminals are 
connected to 0 V and 12.5 V, respectively. 
The configuration of the pixel circuits in passive readout is exhibited as black in Figure 
3.2 (a). In the passive readout mode, VB1 and VB2 remain at levels that turn off T1 (e.g. 
VB1 = 0 and VB2 = VR) as depicted in Figure 3.2 (d). Here, the storage capacitor is charged 
to reset voltage (VR) during the first operating cycle, and following the integration cycle, the 
generated voltage is read back through T2.  
3.2 Multi-Modal Biomedical Sensor Array 
A complete system is developed according to the proposed pixel circuit. Also,       
sensor is a biomedical sensor in which a sensing pad is surrounded by four reference pads 
[79].  Figure 3.7 shows the block diagram of the micro-array biosensor, including the sensing 
area and peripheral circuitry. The readout and biasing circuitries are shared among the 
columns and pixel circuits provides for a first stage gain and access to the sensing pads. After 
the pixels are biased with the initial current, the modulated current is read back by the 
operational trans-resistance amplifier (OTRA).  
The pixel circuit used in this array is represented in Figure 3.8 along with the 
corresponding signal diagram for different modes of detection. The pixel circuit is connected 
to a sensing pad which is surrounded by reference pads. For the detection modes, associated 
with faint signals such as amperometric or voltammetry [78, 79], integration overtime is used 
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to amplify the input signal (see Figure 3.8 (b)). The pixel is biased with a constant current 
during the reset cycle. To accelerate the biasing, the line is pre-charged, and a larger current 
is employed to bias the circuit. By bootstrapping, the pixel current is dropped to the required 
level at the end of the reset cycle [74]. During the readout cycle, the current of n1 is read by 
the corresponding OTRA, connected to the column line. Figure 3.8 (c) signifies the operation 
of the pixel circuit for detection modes with larger signals such as impedance spectroscopy 
(IS) [79]. Here, n1 is OFF and the OTRA is directly connected to the sensing pads for 
reading the current caused by the time-variant voltage applied to the reference pads. The 
OTRA is reset by a reference current that can be a sensing pad which is not covered by any 
bio-acceptor material. Thus, the effect of the current caused by electrolyte is subtracted from 
the final output signals. Although the pixel circuit has been implemented in CMOS for easier 
Figure 3.7: Block diagram of the micro-array biosensor. 
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integration, the pixel circuit can be easily replaced with the TFT-based pixel circuit 
demonstrated in Figure 3.2. 
3.2.1 Peripheral Circuitries 
The biasing switch matrix (BSM) block, switching the biasing configuration of the 
pixels, is shown in Figure 3.9. When a row is selected for the reset cycle, Vb-en and Vss-en are 
high such that Vb and VSS of the pixels in that row are connected to Vb1 and Vss1, respectively. 
Here, the pixels are reset with larger current to accelerate the settling. After the reset cycle 
terminated over, the Vb of the pixels are switched back to Vb2. As a result, the pixels' current 
Figure 3.8: Pixel circuit and corresponding signal diagram for different detection modes (* for 
some detection modes such as voltammetry a time variant voltage should be applied to Vref). 
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is reduced. If a row is selected for the read cycle, the VSS-en is high so that the VSS of the 
pixels is connected to VSS1, allowing the modulated current to pass through n1.  
To bias the pixel circuits, a two-level calibrated current mirror is adopted. The first 
level consists of four NMOS current mirrors (CNCMs) which are calibrated, in turn, with a 
Figure 3.9: Biasing switch matrix (BSM) circuit diagram. 
Figure 3.10: (a) NMOS and (b) PMOS calibrated current sources. 
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single input current as observed in Figure 3.10 (a). To stabilize the output current of the 
calibrated current sources over time, a feedback loop is used to set the VDS of p7 to zero. As a 
result, the leakage current of p7 drops significantly preserving the stored voltage in C3 for a 
longer time. Each of the CNCMs is used to calibrate four PMOS current mirrors (CPCMs) 
which are connected to a column line through a write switch. As shown in Figure 3.10 (b), 
the same feedback mechanism is used to reduce the effect of leakage current in CPCMs. 
An OTRA is used at each column to read out the modulated current of the pixel circuit 
and also assisting the current sources with pre-charging the column line during the reset cycle, 
apparent in Figure 3.11. To improve the offset, mismatch, and noise performance of the 
Figure 3.11: OTRA circuit diagram. 
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micro-array, a sample and hold circuit is used for the OTRA biasing (correlated double 
sampling (CDS) circuit). Before reading out the pixel signal, the CDS circuit samples a 
reference current which is the reset current of the pixel. As a result, the leakage current of the 
pixels, connected to a column line (Idata); mismatch current of CPCM and/or pixel circuits; 
offset of the OTRA; and 1/f noise of the circuits are sampled and deducted from the final 
readout signal. Moreover, if the select line of the pixel circuit goes to zero before the CDS 
circuit finishes the sampling; the charge injection effect associated with the switching is also 
compensated (see Chapter 6 for more details).  
Figure 3.12: Photomicrograph of the micro-sensor and a 3x2 magnified pixel pads surrounded by 
reference pads. 
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3.2.2 Measurement Results 
Figure 3.12 is the photomicrograph of the fabricated chip in 0.35-µm TSMC CMOS 
technology. The electrical performance of the array is listed in Table 3.1. Because several 
test pads are used for verifications; the size of the chip is larger than the actual size of the 
array. 
Table 3.1: Electrical performance of the fabricated chip 
chip Values 
Technology 0.35 µm (4 metal) at 3.3 V 
Power consumption 15 mW 
Die Size 3.8 mm x 3.8 mm (it is pad limited 
due to the use of several test pads) 
External components OTRA resistor (R1)  
Array  Values
Size 16x12 
Area  1.71 mm x 1.65 mm 
Pixel pitch 140 µm x 100 µm (size depends on 
the sensor technology) 
Operation mode Impedance spectroscopy, 
amperometric, cyclic voltammetry, 
Power Consumption 0.4 mW 
Peripheral  Circuitry  Values 
OTRA Power (0.7 mW), area (102 µm x 
107 µm), gain (0.2 MΩ), output 
mismatch (< 24 mV), 3db 
bandwidth (7.5 MHz), and output 
dynamic range (2 V) 
Calibrated Current 
Sources 
Power (1.5 mW for 16 CPCMs 4 
CNCMs) and area (58 µm x 54 
µm), mismatch (21 nA at 4.5 µA) 
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 Since the readout circuits, used here are simple and shared among the columns, the 
total power consumption is substantially reduced which allows the up-scaling of the array for 
higher throughput without the risk of increasing the surface temperature. Also, the power 
consumption, associated with the sensing area, is very low (0.4 mW), since only one row is 
activated at a time. Also, the mismatch in the output of the OTRAs is exceptionally low (< 24 
mV) due to the use of CDS circuit.  
Figure 3.13 highlights the stability of the calibrated current sources over time. During 
the calibration cycle, the current settles to its final value. After n7 turns off, the source driver 
contains its current for the driving cycle. The drop in the pixel current, due to the leakage, is 
less than 0.3 %. Also, since a dummy transistor and large storage capacitor (C3 = 350 fF) is 
Figure 3.13: Current stability measurement for the calibrated current sources.  
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Figure 3.14: Noise measurement setup used for the biomedical sensor array. 
Figure 3.15: Measured noise performance of the micro-array with different noise reduction 
techniques (circles indicate the DC bias of the pixel circuit and triangles show the switching 
bias technique of the pixel circuit). 
Chapter 3: Hybrid Voltage-Current Programming                                                                           58 
used to compensate for the charge injection effect of n5 (Figure 3.10 (a)), the change in the 
output current is negligible.  
Since the signal in the amplification mode is DC, having a low noise power at the 
vicinity of DC is crucial. Thus, both the CDS and switching bias (SB) techniques are utilized 
in this micro-array for 1/f noise reduction. To implement the SB technique, a pulse is applied 
to the source of n1 during the readout cycle. The noise measurement setup is depicted in 
Figure 3.14 in which a differential amplifier is used to reduce the correlated noises induced 
by crosstalk (such as 60 Hz). Figure 3.15 emphasizes the noise performance of the circuit 
using both the SB and CDS techniques. Due to the existence of a small mismatch (<24 mV) 
among the OTRAs, some pulses appear at the harmonics of the CDS frequency. The higher 
the CDS frequency is, the lower the 1/f noise is. However, this would reduce the integration 
time thus limiting the frequency of the CDS. The noise power at the vicinity of the DC is 
reduced to -83 dB by means of the CDS and SB.  
The impedance characteristics of the sensing pads changes in the presence of an analyte 
[79]. Such changes can be measured by applying a sinusoidal signal to the reference pads and 
tracing the change in the current between the reference and sensor pads. Measurement results 
for the two different concentrations of bovine serum albumin (BSA) are depicted in Figure 
3.16. The result indicates that the impedance consists of a significant capacitance, which 
changes with the concentration of the BSA. However, the pixel circuit and data line forms a 
low pass filter which reduces the input signal as the stimulus frequency increases, which in 
turn, saturates the output of the OTRA at high stimulus frequencies. According to Figure 
3.16, the chosen frequency must be less than 60 KHz.   
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For a low intensity of BSA, however, the pixel is configured in the active readout mode 
signified in Figure 3.17. A ramp voltage is applied to the reference pads, and the current is 
integrated in CS. Here, the pixel remains connected to the OTRA to display the transient of 
the active readout measurement. As described, the CDS circuit can reduce the leakage and 
charge injection effects of the pixels. During the reset cycle of the gray curve, the select of 
the pixel circuit is turned off before the CDS circuit finishes the sampling. As a result, the 
output voltage of the OTRA settles back to its original voltage (see Figure 3.17). However, 
for the black curves, the select lines of the pixel and CDS circuits are turned off at the same 
time. Thus, the OTRA output jumps up at the beginning of the integration cycle (the SB 
technique is turned off in this measurement for more clarity). 
Figure 3.16: Measurement results for impedance spectroscopy. 
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3.2.3 Improved Dynamic Rage 
As explained in (1.1), the generated voltage is a reverse function of the storage 
capacitor. Consequently, it is desirable for the low intensity signal to have a small storage 
capacitor to improve the signal-to-noise ratio (SNR) [81]. On the other hand, for a high 
intensity signal, the capacitor should be large to avoid saturating the readout circuitry.  
Since the pixel, depicted in Figure 3.2, provides access to the capacitor, a metal-
insulator-semiconductor (MIS) structure is employed to change the capacitor value for the 
different measurement modes. The capacitance-voltage (CV) characteristics of a MIS 
structure are demonstrated in Figure 3.18. As highlighted, the MIS capacitor can 
accommodate the need for variable capacitor in a multi-modal imaging/sensor structure. 
Moreover, the MIS capacitor can provide for gain-boosting for detecting extremely low 
Figure 3.17: Measurement results for the effect of charge injection on the output of OTRA. 
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intensity signals. Figure 3.19 (b) represents the simulation results for the gain of the proposed 
pixel circuit with and without MIS capacitor gain. To employ the MIS gain, the VT of the 
MIS should be extracted carefully, to bias the MIS capacitor in an adequate point. Chapter 6 
describes a method for extracting the VT of drive/amplifier TFT. The same technique can be 
used to detect the edge of the MIS capacitor.  
3.2.4 Noise Analysis of CBVP Pixel Circuit 
Figure 3.20 shows the small circuit model used to analyze the input referred noise 
caused by the pixel components. During the reset cycle, node B is assumed to be float since it 
is connected to a current source. The reset noise associated with T1 and T2 is calculated as 
Figure 3.18: Measured CV characteristics of an a-Si:H MIS structure. 
Chapter 3: Hybrid Voltage-Current Programming                                                                           62 
Figure 3.19: (a) Active mode gain adjusting with MIS capacitor and (b) pixel sensitivity with and 
without MIS capacitor gain. 








































where, rd is the drain-source resistance of T1, and R2 the switch resistance of T2. Assuming 
that rd/R2 <<1, the effect of T2 is attenuated significantly. 
During the readout cycle, we assume that node B is connected to a resistive load.  Also, 
the effect of Cgd of T1 becomes important during the readout cycle. The input referred noise 
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(3.3) 
Here, the RL is the output load. Considering that the input referred noise of 3-TFT APS 
(see Section 2), (3.2), and (3.3), it can be concluded that the input referred noise of CBVP 
Figure 3.20: Noise model of CBVP imager pixel circuit during different operating cycles.
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pixel circuit can be smaller than that of 3-TFT APS, since there is no switch TFT in series 
with T1. Also, using the switch biasing technique the noise of CBVP pixel circuit is reduced 
more significantly. 
3.3 CBVP AMOLED Pixel Circuit 
For a technology, such as poly-Si, in which mobility experiences variations as well as 
threshold voltage mismatches [32], a current programming is prerequisite for high yield. 
Since the CBVP benefits from advantages of both current and voltage programming, the 
CBVP pixel circuit is a suitable candidate for the above mentioned technology.   
Figure 3.21 offers the proposed CBVP pixel circuits [82], providing for large-area 
high-resolution AMOLED displays. Here a fixed large bias current (Ibias) is used to 
compensate for the aging and mismatches. Since the current levels required by OLED are 
around 1 µA, the bias current is divided inside the pixel by a bootstrapping technique. During 
the biasing cycle, SEL[n] which is the address line of the n
th 
row is high and the voltage at 
node A adjusts to Vbias+VT where Vbias=(Ibias/K)
0.5
. The OLED needs to be OFF during the 
biasing cycle, and so VDD-Vbias-VT should be smaller than the ON voltage of the OLED. Since 
For the pixel circuit in Figure 3.21 (a), node B is charged to Vbias-VP where VP is related to 
the pixel luminance, and so the programming and biasing occur in parallel. However, for the 
circuit in Figure 3.21 (b), node B is charged to zero during the biasing cycle, thus the biasing 
is independent of VP. During the programming cycle, SEL[n] is low and SEL[n+1] which is 
the address line of the n+1
th 
row is high. Thus, node B is charged to zero or VP-Vbias for the 
pixel circuits in Figure 3.21 (a) and (b), respectively, changing the voltage at node A to 
VP+VT. During the driving cycle, the current of T1 which is controlled by its gate voltage 
drives the OLED independent of the VT of T1. While both pixel circuits operate essentially 
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the same way, each of them has its own advantages. If T5 is ON for the entire frame time 
except during the biasing cycle, CS2 can be removed from the parallel biasing circuit leading 
to higher aperture ratio. On the other hand, independent biasing provides for a separate 
storage capacitor for VT and VP-Vbias. Since, the leakage current of the a-Si:H TFTs is low (of  
(a)                                                             (b) 
Figure 3.21: CBVP AMOLED pixel circuit along with the corresponding signal diagram.
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Table 3.2: Process variation in a typical poly-Si technology [32] 
Process Parameter Average  Standard Deviation (sd) 
Mobility 80 (cm2 /V s) 3.3  
Threshold Voltage 1 (V) 0.1  
        
          
(a)                                                  (b)                                                (c) 
Figure 3.22: Mont-Carlo simulation results: (a) conventional 2-TFT, (b) voltage programmed, 
and (c) CBVP pixel circuits 
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the order of 10
-14
 A) [52], it is possible to store the VT in CS1 and use it for several 
consecutive frames which can improve the power consumption [57]. 
To verify the tolerance of the pixel circuit, a Gaussian distribution for the mobility and 
VT variation typical for poly-Si (depicted in Table 3.2) [32] and Mont-Carlo simulation is 
used. Simulation is carried out for 240 pixels resembling a row in a QVGA display 
(240x3x320). Also, the simulations are conducted for a pure voltage programmed pixel 
circuit [83]. Figure 3.22 demonstrates the simulation results as a visual artifact on the display 
quality. Tthe simple 2-TFT pixel suffers from both VT and mobility variation and the voltage 
programmed pixel circuit cannot handle mobility variation, whereas the CBVP compensates 
for both variations.  
Also, to investigate the effectiveness of the new CBVP pixel circuits, the circuits are 
assembled from a pre-fabricated pixel circuit and a discrete TFT (see Figure 3.23). To test a 
single pixel, T4 and T5 can be the same TFT. Thus, to reduce the effect of parasitic 
capacitance induced by discrete TFTs, a single TFT is used for T4 and T5. The pixel 
parameters are listed in Table 3.3, the aspect ratio of the discrete TFT is 300 µm/ 23 µm, and 
Ibias is 4 µA. A diode-connected TFT (TOLED) and a capacitor (COLED) are used to emulate the 
OLED. 
The I-V characteristic of the CBVP pixel circuits is depicted in Figure 3.24. The pixel 
circuit with the independent biasing technique requires negative voltages while the other 
circuit works with positive voltages. As seen, the hold current is smaller than the 
programming current (the current during programming cycle) which is a consequence of 
charge injection and clock feed through. More importantly, the slope of the hold currents for 
the two pixel circuits is different which can be explained by the charge injection effect of T4
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and T5. Using the model presented in [84], the effect of charge injection and clock feed-











































Figure 3.23: Photo micrograph of the fabricated AMOLED CBVP pixel circuit. 
Table 3.3: AMOLED CBVP pixel circuit parameters 
Name Description Values  
W/L(T1) Aspect ratio of  T1 400/23 
W/L(T2) Aspect ratio of  the TFT used for S1 100/23
W/L(T3) Aspect ratio of the TFT used for S2 100/23 
W/L(T4) Aspect ratio of the TFT used for S3 100/23 
CS Storage capacitance 1 pF 
VH ON voltage of the switches 30 V 
VDD Operating voltage 20 V 
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where, Cov1, Cov2, and Cov5 are the overlap capacitances between gate and source (drain) of T1, 
T2 and T5, respectively. Cgs5 is the gate capacitance of T5, VT5 the threshold voltage of T5 
and VB2 the voltage at node B at the end of the programming cycle. For the parallel biasing 
Figure 3.24: Measurement resuts of the (a) programming current and (b) hold current (squres 
denotes prallel biasing and triangles are the resutls of independent biasing). 
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technique, VB2 is zero, and so the charge injection of T5 is independent of the programming 
voltage (VP), whereas for the independent biasing technique, VB2 is VP-VB resulting in VP
dependent charge injection, which in turns leads to two slightly different hold-current slopes 
for the CBVP circuits. 
 Lifetime measurement result of the AMOLED CBVP pixel circuits is shown in Figure 
3.25. Here, the source voltage of T1 is increased to emulate the VT-shift. The increase in the 
current is due to the charge injection as discussed in Chapter 6. However, drop in the current 
is due to the channel length modulation [52] since the drain-source voltage (VDS) is decreased 
by the artificial aging. This will not be the case in a real aging experience since VDS is fixed.   
3.4 Summary 
The CBVP driving scheme can improve the settling time and benefits from the 
simplicity of the voltage programming and accuracy of current programming. The CBVP 
driving scheme can compensate for all process variations including mobility and VT
Figure 3.25: Lifetime measurement of the a-Si:H CBVP AMOLED pixel circuit. 
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mismatches leading to higher yield especially in poly-Si.  The driving scheme is easily 
adapted in high resolution multi-modal biomedical imager. Here, in pixel gain is used for 
low-intensity signals whereas high-intensity signals are detected in the passive mode. Also, 
the pixel accommodates a variable capacitor by using a MIS structure for further dynamic 
range improvement. For low-intensity signals, the capacitor is biased to provide a lower 
capacitance resulting in a higher SNR. For, high-intensity signals, the capacitor is biased for 
higher capacitance value preventing saturation of the external driver.  
The CBVP driving scheme is also used in the AMOLED pixel circuit. Here, the settling 
time fits most of application but for larger displays, there is a need for faster settling driving 
schemes which are discussed in next chapter. 
Chapter 4 
Enhanced-Settling Current Programming 
Although the current mode active matrix provides an intrinsic immunity to mismatches 
and differential aging, the long settling time at low current levels and large parasitic 
capacitance is a lingering issue. As explained in Chapter 2, the major source of the settling 
time in current programming is the large parasitic capacitance. Although, using small switch 
transistors can reduce the parasitic capacitance to some extent [17], the optimized settling 
time still cannot fit the programming time required for most of applications. In addition, the 
acceleration techniques cannot improve the settling time significantly, particularly if low 
mobility technologies are used. As a result, external driver assistance is required.  
4.1 Positive Feedback 
To overcome the settling-time issue in current programming, a new fast current driver 
is proposed that controls the effect of the parasitic capacitance by positive feedback [85, 86] 
(as seen in Figure 4.1). Here, a band pass (BP) filter is used as the feedback function. At the 
beginning of the programming cycle, the voltage of the line changes rapidly, and the current 
source pumps more current into the current line. As the voltage of the current line settles, the 
current of the source moves to a programming current. Also, the band-pass filter prevents the 
high-frequency noise of the line to influence the output current of the source driver. 
The feedback system cannot be implemented by using a sophisticated filter circuit, 
72
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because it should fit within the pitch of the pixels (<< 100 µm). As a result, the BP filter is 
implemented as a one-pole low-pass Butterworth filter and a differentiator. As depicted in 
Figure 4.2 (a) and (b) the driver can be implemented based on a simple current conveyer type 












































The amplitudes of A and M can be approximated as the unity and independent of the 
input values for small signals. However, since active matrix devices deal with large signals, 
A and M become input signal dependent. The voltage at the X terminal is controlled by the 
voltage at Y, which is equal to the voltage at the Z terminal (VX = AVZ where |A| ≤ 1). The 
programming current (IP) can be either applied to the X- or to Z-terminals. Considering the 
case in which the programming current is directly connected to the Z terminal, the current at 
the X terminal is given by 
where CF is the feedback capacitor, and VZ the voltage at the Z terminal. The current at the Z 
terminal can be defined by that of the X terminal (IZ=MIX) Therefore, the behavior of the 




ACI −= , (4.2) 
Figure 4.1: Fast current driver based on positive feedback. 




Figure 4.2:  Fig. 8: (a) Fast current driver, (b) circuit diagram of the current conveyor II, and (c) 
implementation method for CF using column parasitic capacitance. 
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( ) ( )2TZZFPP VVV
dt
d
AMCCI −+−= β . (4.3) 
Thus, the time constant becomes τ = 2(CP- AMCF)/( β.IP)
0.5
. As a result, choosing 
AMCF close to CP reduces the effect of the parasitic capacitance significantly. Since CP can 
be large (of the order of 100 pF), having M larger than one leads to smaller CF, which can be 
implemented inside the driver chip. A larger CF can be implemented externally with a MIM 
capacitor at the edge of the panel during the panel fabrication with no extra cost, or with the 
parasitic capacitance of the data line. Figure 4.2 (c) shows a proposed architecture for using 
the parasitic capacitance as CF. CP1 is a small integrated compensation capacitance to 
stabilize the driver and the switches can be shared with offset cancellation circuit as 
discussed further in the next sections. Since, by using the fast current driver, the settling time 
can be smaller than the required programming time, it is possible to divide a frame into two 
sub-frames and program the odd and even columns during each sub-frame. Thus, the 
parasitic capacitance of the columns that are not programmed during each sub-frame can be 
used as the CF for the other columns. For example; the odd columns can be programmed first 
while using the parasitic capacitance of the even columns as the CF, and vice versa during the 
next sub-frame. Thus, CF is not integrated into the driver, and the number of current sources 
is reduced by half, resulting in a smaller die area. 
4.2 Stability and Noise Analysis 
To investigate the stability of the system, two distinct approaches are taken. When the 
operating condition (involving large currents) cannot be approximated by small signal 
analysis, the Lyapunov approach [89] is selected to define the stability region for the driver. 
The settling point of (4.3) is moved to zero as following 























By defining the energy function as E(t)=x
2
















Based on the Lyapunov approach, it can be concluded that the driver is stable if (4.5) is 
negative which means that AMCF should be positive and smaller than the overall parasitic 
capacitance. To investigate the stability of the driver in the presence of noise, cross talk, and 
small current levels, a small signal analysis is employed. Figure 4.3 shows the root-locus plot 
for the circuit with two different feedback capacitors. The circuit is unconditionally stable for 
CF = 90 pF (< CP). On the other hand, to stabilize the circuit with CF =110 pF (> CP), the 
close loop gain between VY and VX should be smaller than 1.  
Figure 4.3: Root locus plot for (a) CF = 90 pF and (b) CF = 110 pF. 
(a) (b) 
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Figure 4.4: Transient waveforms of the positive feedback current source with different cut-off 
frequencies in the presence of noise. 
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Figure 4.5: Frequency response of the CCII current source for different values of CLP. 
Also, a MATLAB model is used to investigate the characteristics of the new current 
source. Figure 4.4 emphasizes the effectiveness of the filter on the noise performance. It is 
evident that increasing the cut-off frequency of the LP filter makes the driver more sensitive 
to the noise of the current line. However, as the cut-off frequency increases, the speed 
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increases as well. The Butterworth filter is implemented by simply adding a capacitor 
between the output of the voltage feedback and X terminal (CLP). As it is shown in Figure 4.5, 
increasing the CLP results in a smaller FC2. Also, the circuit acts as a differentiator between 
FC1 and FC2. The slop of the differentiator is defined by the value of CF.  
Figure 4.6: Photomicrograph of the fabricated current driver. 
Table 4.1: Parameters of fabricated current driver 
Name Description Value 
(W/L)1,2 Aspect ratio of M1 and M2 30 µm /6 µm 
(W/L)3,4 Aspect ratio of M3 and M4 40 µm /6 µm 
(W/L)5,8 Aspect ratio of M5 to M8 120 µm /6 µm 
(W/L)9,10 Aspect ratio of M9 and M10 12 µm /6 µm 
(W/L)13,16 Aspect ratio of M13 to M16 60 µm /6  µm 
(W/L)19,20 Aspect ratio of M19 and M20 used in 10 µm /6  µm 
CN Noise reduction capacitance  1 pF 
CF Feedback capacitor 10-200 pF 
CP Parasitic capacitance 10-200 pF 
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4.3 Measurement Results and Discussion 
The photomicrograph of the driver fabricated in a high voltage CMOS process (the 0.8-
µm process of DALSA semiconductor) is given in Figure 4.6. The parameters of the 
fabricated driver are listed in Table 4.1. Figure 4.7 demonstrates the settling time of the pixel 
circuit for a step current of 100 nA in the presence of parasitic and feedback capacitances of 
100 pF. It is clear that the fast current driver can manage the effect of parasitic capacitance 
and reduce the settling time significantly.  
The I-V characteristics of the current driver are extracted by using a Keithley 236 
source measurement unit (SMU). For the results shown in Figure 4.8, the output is connected 
to a fixed voltage (7 V), while the input current is swept. The output current closely follows 
the input current at a fixed input voltage of 7 V. However, the voltage dynamic range does 
not stretch from rail-to-rail (as observed in Figure 4.9). Here, the input current is 1 µA, and 
Figure 4.7: Transient line voltage waveform for the fast and conventional and fast current driver. 
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the output voltage is swept from 0 to VDD = 15 V. This can result in different settling times 
for different programming currents, as discussed in the following.  
Figure 4.10(a) shows the settling time extracted for a 200-pF parasitic and feedback 
capacitance for the current cell demonstrated in Figure 2.2 (a). Here, Vf-V0 is set to 1 V 
throughout the entire measurement range. Since the programming time for large-area and 
(a)                                                               (b) 
Figure 4.8: (a) Output current and (b) input voltage for a fixed output voltage as a function of input 
current. 
(a)                                                               (b) 
Figure 4.9: (a) Output current and (b) input voltage for a fixed output voltage as a function of input 
voltage. 
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high resolution active matrix devices is larger than 10 µs, it is clear that the driver presented 
here can meet the requirements of a vast range of applications since the settling time is less 
     
(a) 
(b) 
Figure 4.10: Settling time as a function of (a) programming current and (b) feedback capacitor. 
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than 4 µs. While it is expected that the settling time drops as the programming current 
increases, the measurement results exhibit a reverse trend. This occurs because the closed-
loop voltage gain reduces for large voltages, as depicted in Figure 4.9(b), mitigating the 
effectiveness of the driver in accordance to (4.3).  
The effect of the feedback capacitance is shown in Figure 4.10 (b). The input current is 
1 µA and the parasitic capacitance is 100 pF. The settling time decreases linearly, as the 
feedback capacitance increases, again corroborating with (4.3).  
4.4 Self-Calibration of the Current Source 
In applications for which the current driver is intended, the current levels are small (of 
the order of 1 µA) which compounds the effect of the offsets mandating an effective offset 
cancellation technique. Figure 4.11 demonstrates two different configurations for the offset 
    
                                   (a)                                                              (b) 
Figure 4.11: (a) Circuit schematics for offset cancellation and (b) offset-leakage cancellation. 
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cancellation. A differential circuit is adopted in both configurations to reduce the effects of 
the charge injection and clock feed-through leading to small storage capacitors. In case I 
(Figure 4.11 (a)), the circuit is disconnected from the input current and output load during the 
cancellation process. If there is an offset between the current of the X and Z terminals, M19 
and M20 stores the offset, alleviating its effect [84]. Since the statistics of the process 
variations for the technology is not available, the offset is emulated by variations in the width 
of the paired transistors. Figure 4.12 shows Monte Carlo simulation results for variation in 
the width of M17 and M18. The offset current varies from -1 µA to 2 µA for the circuit 
without cancellation. In contrast, the offset current remains smaller than 10 nA for case I. 
Although this technique can control the offset associated with the driver, the technique is 
Figure 4.12: Monte Carlo simulation of the offset current as a function of transistor mismatch 
with and without offset cancellation. 
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prone to offsets, stemming from the input and leakage currents caused by the pixels 
connected to the output.   
Figure 4.11 (b) shows a configuration that compensates for the aforementioned issues 
in addition to the driver offset. Here, the input and output terminals are connected to the 
current source and output load, respectively, during the cancellation process. Therefore, any 
output leakage or source offset is stored by M19 and M20 rendering the circuit offset-
immune. Figure 4.13 demonstrates measurement results for which a current source is 
connected to the output of the driver to emulate the leakage current, and the output of the 
current cell connected to the driver is monitored. In case I, the leakage current is conveyed to 
the cell output current, whereas, for case II, the output current is independent of the leakage 




Figure 4.13: Effect of leakage on the output of case I and II of cancellation techniques. 
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noises. Since the reset noise is the most significant portion of the input referred noise in 
sensors and imagers, the noise performance improves significantly. This can be seen in 
Figure 4.5 where, the gain for low frequency signal is around -40 dB. 
4.5 Summary 
The current driver, introduced in this chapter, controls the effect of parasitic 
capacitance and improves the settling time substantially. The settling time for a 100 nA 
current, in the presence of a 200 pF parasitic capacitance, is less than 4 µs for the proposed 
current driver. Also, the novel offset-leakage cancellation technique can manage the effect of 
driver offset, besides the effect of the leakage and offset currents from the pixels connected 
to the data line. Therefore, the new driver can further extend the applications of current 
programming to enable scaling to large area active matrix devices, and yet maintain high 
refresh rates. 
Chapter 5 
Charge-Based Driving Scheme 
Considering all the design considerations, an ideal driving scheme for a-Si:H 
AMOLED displays should not only prevent additional complexity in the simple voltage 
programming (2-TFT pixel circuit [6]) but also compensate for the instability (or 
mismatches) of the backplane without compromising the aperture ratio. Thus, a new driving 
   
(a)                                                                      (b) 
Figure 5.1: AdMo
TM
 AMOLED (a) pixel circuit and (b) array structure based on charge-based 
compensation.
86
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scheme is proposed where the pixel aging is compensated based on discharged voltage [89, 
90]. Here, the amount of the leaked charge from the gate voltage of the drive/amplifier 
transistor changes as the TFT ages and compensates for the aging. 
5.1 Advance Mobile Technology (AdMoTM) 
Figure 5.1 (a) demonstrates the proposed simple voltage-programmed pixel circuit. 
During the programming cycle of the n
th
 row, node A of the pixel circuits in that row are 
charged to a programming voltage (VP), related to the pixels' image data. During the 
programming cycle of the (n+1)
th
 row,  a part of the voltage, stored at node A, is discharged 
through Td. The amount of discharged voltage (eliminating the effect of OLEDs), ∆VA, is 
controlled by the channel resistance of Td which is defined by the aspect ratio, mobility, and 


















=τ . (5.1) 
 
Here, VT is the threshold voltage of Td, VOLED the OLED voltage, (W/L)Td the aspect ratio of 
Td, K a function of mobility and gate capacitance, and CS the storage capacitor. More 
importantly, since Td and T1 are physically adjacent and have the same biasing condition, Td 
represents T1 in the discharging process. For example, electrical aging causes correlated 
shifts in the threshold voltages of T1 and Td. Also, a shift in the threshold voltage of Td 
results in higher channel resistance for a given voltage, and so the discharged voltage is 
reduced in a given discharge time. Therefore, the gate-source voltage of T1 becomes larger, 
and so compensates for the VT shift. Figure 5.1(b) shows the array structure, based on the 
proposed pixel circuit. As shown, an extra address line SEL[m+1] is required for the entire 
display, where m is the number of rows in the display. 
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Figure 5.2 shows the discharged voltage for a different VT-shift (∆VT). It is clear that as 
∆VT increases the discharged voltage decreases linearly. Here, CS is 350 fF, T1 is 180 µm/3 
µm, T2 is 20 µm/3 µm, T3 is 18 µm/3 µm, and Td is 4.5 µm/4 µm. Besides the VT-shift, the 
shift in the OLED voltage, any spatial mismatches and/or temperature variations can be 
compensated by the discharged voltage. 
5.1.1 Measurement Results 
To investigate the effectiveness of the proposed driving scheme, the pixel circuit is 
fabricated and tested under electrical stress. A micro-controller is used to generate the 
required signals for a programming time of 20 µs and frame rate of 60 Hz.  
Figure 5.3 shows the current passing through T1 during different operating cycles. In 
this experiment, some delays are added between each operating cycle to exhibit the role of 
each cycle. During the n
th
 programming cycle, a large current passes through T1 as node A 
charges to a programming voltage (VP). The pixel current drops, as T2 turns off at the end of 
   
Figure 5.2: The discharged voltage for different shifts in the threshold voltage of T1. 
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this cycle, due to the charge injection effect of T2. During the (n+1)
th
 programming cycle, the 
voltage at node A starts discharging through Td, and so the pixel current drops to the desired 
current levels. This current is preserved during the driving cycle since the voltage is stored in  
the storage capacitor. 
Figure 5.3: Measured current of T1 during different operating cycles. 
Figure 5.4:  Measured IV characteristics of the AdMo
TM
 pixel circuit. 
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As shown in Figure 5.4, the level of the pixel current (current passing through the 
OLED during the driving cycle) drops as the timing of the programming cycle increases.  
To test the lifetime of the pixel circuit, it is subject to a bias stress which emulates the 
worst case of operation condition. During each frame time, the pixel is programmed by the 
maximum programming voltage which results in an initial current of 1.17 µA, and its current 
is measured. Figure 5.5 compares the lifetime test results of the conventional 2-TFT pixel 
circuit versus the proposed new driving scheme. The current of the 2-TFT pixel circuit drops 
by 25% whereas the current of the proposed pixel circuit is significantly more stable. The 
fluctuation in the current of the conventional 2-TFT pixel circuit is due to the variation in 
ambient temperature. Since the results for the proposed and 2-TFT pixel circuits have been 
extracted in the same environment and time, the results indicate that the proposed driving 
scheme is stable under temperature variations as predicted earlier.  
Figure 5.5: Lifetime measurement of AdMo
TM
 and conventional 2-TFT pixels. 
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The effect of temperature variation is measured as well. The results are shown in 
Figure 5.6 (a) verifying the temperature stability of the AdMo
TM
 pixel circuit. Here, the TL is 
the leakage time, and TL = 0 represents the conventional 2-TFT pixel circuit. As suggested in 
(5.1) increasing the mobility increases the discharged voltage, resulting in smaller gate-
(a) 
(b) 
Figure 5.6: Measured pixel current under (a) temperature and (b) mobility variation. 
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source voltage. Thus, the pixel current becomes constant despite the higher mobility. 
Temperature effects mobility, VT, and power parameter in IV-characteristics of the a-Si:H 
TFTs [91]. Figure 5.6 (b) represents the measurement results against the mobility variations 
(temperature variations are translated to mobility variations using the model presented by C. 
NG [91]). This result indicates that the pixel current is stable despite the mobility variations 
independent of the cause. As a result, this pixel can be adopted in flexible electronics in 
which the mobility varies by mechanical stress.  
5.1.2 Implementation of the Relaxation Technique 
To further extend the lifetime of the display, a new timing scheme is adapted which 
suppresses the threshold voltage shift. The frame time is divided into programming, 
compensating, driving and relaxation cycles [67, 90]. During the relaxation cycle, the gate-
source voltage of the drive TFT is discharged to zero. Thus, the drive TFT is not under stress, 
and moreover, the trapped charges are released preventing an accumulation of the aging. 
Figure 5.7 (a) shows the proposed array structure for the relaxation technique. The outputs of 
the gate driver are directly connected to the CNT lines while being connected to the SEL 
lines through a dual switch (SW1 and SW2). Figure 5.7 (b) indicates that during the 
programming cycle, switches are connected to the gate driver. For the relaxation, the dual 
switches are connected to VL, which is the OFF voltage of the switch TFTs. As a result, T2 
in the pixel circuit in Figure 5.1 (a) remains OFF, while T3 is ON discharging the gate 
voltage of T1. To compensate for the loss in luminance caused by relaxation, the pixel must 
be programmed for a brighter luminance. 
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For a larger array in which there is not enough blanking time for discharging the gate 
voltage, the discharging and programming occurs in parallel. The use of dual switches 
ensures that there is no conflict between the programming and discharging operations. While, 
one row of a dual switch (e.g. SW2) is programmed, the corresponding row of the other dual 
switch (i.e. SW1) is discharged. Since switch transistors T2 of the row in discharging mode 
(a) 
(b) 
Figure 5.7: Relaxation driving scheme: (a) array architecture and (b) timing diagram. 
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are connected to VL and they are OFF, no cross talk occurs. The number of dual switches 
determines the ratio of the relaxation in a frame time. For example, if there are two dual 
switches, the relaxation cycle can be 50% of the frame time. To reduce the relaxation to 30% 
three dual switches are used. In this case, the programming and discharging operations 
occurs in SW(i) and SW(i-2) respectively. More importantly, the dual switches can be 
fabricated with a-Si:H TFTs placed at the edge of panel. 
5.1.3 9-Inch AMOLED Display 
The AdMo
TM
 is adapted in the design of a 2.2-inch QVGA (240x3x320) and a 9-inch 
WXGA (800x3x480) displays. Here, each pixel consists of red, green, and blue sub-pixels. 
To design each sub-pixel, it is necessary to calculate the brightness share of each color for a 
targeted white point in the tristimulus or CIE coordination [93].  Since each color of the 
OLED is not pure meaning it covers a wide range of the spectrum, a 3x3 matrix (TSP) is used 
to present the color contents of each OLEDs assuming they light up at 1 nit/m
2
. As a result, 





B is a 1x3 matrix containing the brightness share of each sub-pixel, TSP
-1
 the inverse of TSP, 
and W is the tristimulus of desired whit point. Knowing the brightness share for each sub-
pixel and the efficiency of each OLED, the maximum current required for each sub-pixel is 
expressed as  
iii BI η.=  , i = R, G, B, (5.3) 
where, Ii, Bi, and ηi are the maximum required current, a value in matrix B, and efficiency, 
respectively, corresponding to OLED ‘i’, respectively.  The maximum overdrive voltage of 
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drive TFT (T1) is kept constant and required aspect ratio of drive TFT is obtained through 
simulation. This assures that the drive TFT of each sub-pixel ages at the same rate, 
preserving the white balance point during the display’s lifetime. The switch TFTs are 
designed based on the required settling time. 
Moreover, the aperture ratio is adjusted according to the efficiency of each OLED and 
their brightness share for the white point. As a result the three different OLEDs ages at the 
same rate avoiding any color shift in the white balance. The optimize aperture ratio is given 








=   and i = R or B, 
(5.4) 
 
where, Ri is the ratio of the blue (or red) aperture ratio to the green’s aperture ratio. Since 
green is normally the highest efficiency, green OLED is selected as the reference but any of 
the other OLEDs can be the reference. The sub-pixel is designed based on (5.3) and during 
the layout is optimized to achieve the aperture ratios listed in (5.4). The goal is to have the 
smallest possible overdrive voltage for the TFT and the largest possible aperture ratio for 
OLED in order to get the best lifetime for the TFT and OLED. Thus, the design of the pixel 
is an iterative process between selecting an overdrive voltage and obtaining the aperture ratio 
to get the optimum point for a display lifetime.  
Figure 5.8 shows the layout of the RGB pixel for the two display sizes. The maximum 
front-screen brightness (FSB) for the 2.2-inch display is 200 nit/m
2
 (after a 45% efficient 
polarizer) and it is 150 nit/m
2
 for the 9-inch display. The achieved aperture ratios for the 2.2-
inch display are 21%, 20.5%, and 30.5% for red, green and blue sub-pixels, respectively. 
Also, 34.5%, 30%, and 35% aperture ratios are achieved for red, green, and blue sub-pixels 
of the 9-inch display, respectively.  
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The fabricated display is measured for the differential aging effect using the gray scale 
pattern, depicted in Figure 5.9 (a). The image sticking issue is obvious in the conventional 2-
TFT display whereas the image is clear for the AdMo
TM
 display.  
                   
(a) 
(b) 
Figure 5.8: RGB pixel layout for (a) 2.2-inch QVGA and (b) 9-inch WXGA displays. 
Chapter 5: Charge-Based Driving Scheme                                                                                       97 
(a) 
    
(b)                                                          
 (c) 
Figure 5.9: (a) gray scale used for 200-hour differential aging measurement along the 
measurement result for (b) AdMo
TM
 and (c) conventional 2-TFT. 
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Also, the brightness of each spot shown in Figure 5.9(a) is measured everyday by using 
a luminance meter (Konica Minolta LS-100). The measured luminance results for the spot 
numbers 1,3, and 5 are depicted in Figure 5.10. The total error for the maximum stressed part 
(spot 1) is less than 5% after 200 hours of stress. Since the pixel current is stable, the loss in 
the brightness can be due to the degradation in OLED brightness. 
 Figure 5.11 provides two pictures of the display after prolonged operation. Since the 
aging is more rapid at the beginning of the panel life, the results signify the potential of the 
new driving scheme in fulfilling the lifetime specs for most applications, in particular for 
portable devices such as cell phones, digital cameras, and DVD players. 
Figure 5.10: Measured luminance stability for different stress levels. 
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Figure 5.11: Real images from the 9-inch AdMo
TM
 display. 
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5.2 Real-Time Biomedical Imaging Pixel Circuit 
The charge-based compensation driving scheme is used in the design of a real-time 
imager pixel circuit. Not only does the discharging path compensate for the aging and 
mismatches, but also it adjusts the gain of the pixel for different applications. The pixel 
circuit and corresponding signal diagram are demonstrated in Figure 5.12. During the reset 
cycle, node A is charged to a reset voltage (VR). The next cycle can be the discharging for 
compensation. However, since the short term stress condition is used for the pixel operation, 
  
Figure 5.12: Gain-adjustable biomedical imager pixel circuit. 
Figure 5.13: Photomicrograph of the gain-adjustable pixel circuit. 
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this cycle is ignored. During the integration, the sensor signal is collected by the storage 
capacitor. During the gain-adjusting cycle, the voltage of the gate leaks out through Td. 
Leakage time (τL) can be adjusted for different application since it controls the gain of the 
pixel. During the readout cycle, the pixel current is read through Idata. Unlike the hybrid PPS-
APS pixel circuit [23], the read operation is not destructive, since the proposed pixel circuit 
operates only in the active mode. 
Based on (5.1), the remaining voltage (Vdmp) at node A after the gain adjusting cycle is 
given by 
Table 5.1: Parameters of the fabricated pixel circuit 
Name Description Value 
(W/L)1 Aspect ratio of T1 180 µm /3 µm 
(W/L)2 Aspect ratio of T2 20 µm /3 µm 
(W/L)3 Aspect ratio of T3 18 µm /3 µm 
(W/L)d Aspect ratio of T4 4.5 µm /4 µm 
CS Storage capacitor 350 fF 
Figure 5.14: Gain-adjustment results using charge-leakage technique. 
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(5.5) 
Here, Vgen is the generate voltage due to the collected charge. By assuming that Vgen is much 
smaller than VR, the linear approximation is employed to calculate the damping effect (Admp) 










=   . 
 
(5.6) 
Figure 5.13 portrays the photomicrograph of the pixel circuit used for the measurement. 
Measurement result for different leakage time is shown in Figure 5.14. The pixel parameters 
are listed in Table 5.1. It is obvious that the gain of the pixel can be adjusted for various 
applications. For example for very low intensity input signals (e.g. fluoroscopy) the leakage 
time can be close to zero to get the maximum gain. On the other hand the leakage time can be 
increased (e.g. 27 µs) for higher intensity input signals (e.g. radiology). More importantly, 
the pixel response to the collected charge is significantly linear. 
The pixel circuit can provide for parallel operation of reset and readout cycles for 
different rows. As a result, it can be used for real-time imaging applications such as 
Figure 5.15: Timing schedule for real-time imaging.
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fluoroscopy. Figure 5.15 shows the timing schedule for an array intended for real-time 
imaging.  
5.2.1 Noise Analysis of Charge-Based Pixel Circuit 
To investigate the effect of gain-adjusting branch (T3 and Td) on the noise 
performance of the pixel, the reset noise of the pixel is calculated with and without the path 
(the gain-adjusting path does not affect the readout cycle). Figure 5.16 shows the noise model 
used to evaluate the reset noise of the pixel circuit.  The reset noise without considering the 











==  and CT = Cs+Cgs. 
 
(5.7) 
in which R2 and in2 is the channel resistance and noise of T2, respectively.  
If the gain adjusting branch is used, the noise of T2 is damped. T2 noise effect can be written 
after damping based on (5.6) 
Figure 5.16: Noise model of the pixel circuit during the reset and gain adjusting cycle. 























Noise of Td is the dominant noise source in the gain-adjusting branch (cascade branch) [94]. 











in which gmd and ind is the transconductance and noise of Td, respectively. The total noise of 
the pixel with gain-adjusting branch is  
  
Figure 5.17: 3-TFT gain-adjustable biomedical imager pixel circuit. 
Figure 5.18: Timing schedule for 3-TFTgain-adjustable pixel circuit. 
.




























Since Admp can be very small, the noise effect of T2 becomes negligible. Thus, by proper 
aspect ratio of Td, the noise performance can be almost the same as the one without the gain-
adjusting branch. 
To improve the resolution, T3 and Td can be merged and also Td can replace the 
storage capacitor. Figure 5.17 demonstrates the 3-TFT gain-adjustable pixel circuit. Also, the 
pixel provides a separate path for gain adjusting, reset and readout; thus, the timing schedule 
can be improved for more parallelism as shown in Figure 5.18. Here, while the pixels in one 
row are being reset, the next adjacent row’s pixels are tuned for the gain, and the row after 
that is readout. As a result, it can provide for a fast refresh rate suitable for high frame rate 
real-time imaging. 
5.3 Summary 
The charge-based compensation driving scheme presented here preserves the cost 
advantage of a-Si:H technology without increasing the implementation complexity. 
Moreover, it compensates for the instabilities of the backplane. While the aging error for the 
conventional 2-TFT pixel circuit is more than 25% for 200 hours of operation, the charge-
based compensation pixel circuits is significantly more stable. Moreover, measurement 
results and analysis reveal that the new driving scheme presented here can control any spatial 
mismatch and temperature variation without compromising the settling time. The image 
quality of the 9-inch panel after prolonged continuous operation demonstrates the potential of 
this driving scheme for different applications. 
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Also, this technique is adapted in a biomedical imager to adjust the gain for different 
modalities with different signal intensities. Unlike other proposed high-dynamic range pixel 
circuit [23], the readout is not destructive. Hence, it enables the use of OTRA for the entire 
dynamic range including high intensity signals (e.g. radiology). Moreover, since the gain of 
OTRAs is independent of the readout time (unlike charge-pump amplifiers), it enables faster 
readout leading to higher frame rate for real-time imaging. 
Chapter 6 
High Resolution Architectures 
For some application such as high resolution AMOLED displays for TV and monitor, 
and highly sensitive imaging such as radiotherapy, the backplane should compensate for all 
the effects caused by the aging or mismatches to achieve the intended accuracy (e.g. less 
than %0.5 differential aging for a TV screen). While the entire proposed driving scheme 
compensate only for the static effect of VT-shift (i.e. drop in the pixel current/gain), the 
transient effects such as charge injection and clock-feed through can cause up to 10% error in 
the pixel characteristics. To solve this issue, we introduce a calibration technique capable of 
controlling the transient effects as well as the static effect of the VT-shift (mismatches). 
6.1 Time Dependent Charge Injection and Clock Feed-Through 
To compensate for the VT-shift/mismatch, the compensation techniques [51, 54] lead to 
a modification in the gate voltage of the drive TFT to provide a constant overdrive voltage. 
However, as a consequence of this change in the gate voltage, clock feed-through and charge 
injection associated with the parasitic capacitances change overtime. Since the storage 
capacitor cannot be large due to the mandated frame time and aperture ratio, the parasitic 
capacitances stemming from the overlap of the gate over the drain and source become 
comparable. Moreover, the threshold voltage of the switch TFTs decreases since they are 
under negative bias stress during most of the frame time [45]. Consequently, the charge 
107
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profile of their channels changes for a given programming voltage inducing a time dependent 
error. 
The transient shifts including charge injection and clock feed-through can either 
increase or deceases the pixel current overtime depending on the circuit topology and driving 
scheme. The two most probable topologies used in the design of pixel circuits, in particular 
for AMOLED displays, are gate-programmed (GP) and source-programmed (SP) [95]. 
Figure 6.1 demonstrates two GP pixel circuits for AMOLED and APS applications, 
respectively. In the GP pixel circuits, the source voltage is fixed and the gate voltage changes 
during the programming cycle. Whereas, in the SP pixel circuits, the gate voltage is fixed and 
the source voltage changes during the programming cycle.  
In the GP pixel circuits shown in Figure 6.1, a programming current (IP) flows through 
the switches T3 and T2, adjusting the gate voltage of T1 to VOLED+VP+VT1 for the AMOLED 
pixel and VP+VT1 for the APS pixel circuit, where VP is (IP/K)
1/2
 and K the gain coefficient in 
(a)                                                               (b) 
Figure 6.1: Gate-programmed pixel circuit for (a) AMOLED display [59] and (b) APS [96]. 
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the I-V characteristic TFTs. The transient shifts in the gate voltage of the GP pixel circuit is 



























−=∆ − (6.1) 
where Cg2 is the gate capacitance of T2, CS the storage capacitor, VH the ON voltage of 
switch TFTs (OFF voltage is assumed to be zero), VT1 and VT2 the threshold voltage of T1 
and T2, respectively, and Vg1 the gate voltage if T1 which is VOLED+VT1+VP for Figure 6.1 (a) 
and VT1+VP for Figure 6.1 (b). Here, Cov1 and Cov2 are the overlap capacitances of T1 and T2, 
respectively, and VDD-eff is the effective voltage at the drain of T1 during the driving cycle (in 
AMOLEDs, VDD-eff = VDD –VDS4) or the readout cycle (in APSs, VDD-eff is a biasing voltage). 





















































































Figure 6.1 (a) 
Figure 6.1 (b) 
According to (6.2), the current of the GP pixel circuits increases as it ages. Moreover, the 
major effect is due to Cg2, which is representative of charge injection component. Figure 6.2 
displays the effect of transient shifts on the current (Ipixel) of the GP pixel circuit in Figure 6.1 
(a). Cadence and a model presented by Servati [52] are used for the simulations unless a 
different simulator is noted. Clearly, the transient shifts include a fix offset, and a time 
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dependent component. Since increasing the width of T2 (WT2) results in a larger parasitic 
capacitance, a larger T2 boosts both components of the transient effects. As indicated in (6.2) 
and Figure 6.2, the charge injection and clock feed-through components can compensate each 
other. Thus, the transient effects can be controlled significantly by increasing Cov1, properly.    
In the SP pixel circuits, demonstrated in Figure 6.3, a programming current (IP) flows 
from T2, and adjusts the source voltage of T1 to VREF-VP-VT1. Here, VREF is the gate voltage 
of T1 during the programming cycle. The transient shifts in the gate voltage of the SP pixel 
circuit is given by [100] 

 	
Figure 6.2: Effect of charge injection and clock feed through on the current of the GP pixel 
circuit for WT2=100 µm (squares) and WT2=120 µm (triangles). 





























−=∆ −− (6.3) 
where Cov2 is the overlap capacitances of T2, and VSS-eff  the effective voltage at the source of 
T1 during the driving cycle (in AMOLEDs, VSS-eff = VOLED) or the readout  cycle (in APS, VSS-















































































Figure 6.3 (a) 
Figure 6.3 (b) 
(a)                                                               (b) 
Figure 6.3: Source-programmed pixel circuit for (a) AMOLED display [97] and (b) APS [96]. 
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According to (6.4), the current of the SP pixel circuit decreases as it ages. Unlike the GP 
pixel circuit, the dominant time-dependent component stems from the overlap capacitance. 
However, the VT2-dependent part of the transient shifts is the same for both GP and SP pixel 
circuits. Simulation results for Figure 6.3 (a) are depicted in Figure 6.4 highlighting the 
impact of transient shifts on the current of the SP pixel circuit. Table 6.1lists the parameters 
used in the simulations. Although increasing the width of T2 increases the fixed offset, its 
affect on the time dependent component is negligible since T1 is much larger than T2 and so 
its overlap capacitance (COV1) is dominant. Moreover, as is predicted by (6.4), if the overlap 
capacitances are zero, the time-dependent component of the error becomes zero. 

 	
Figure 6.4: Effect of charge injection and clock feed through on the current of the SP pixel 
circuit for WT2=100 µm (squares) and WT2=120 µm (triangles). 
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Even though, most of compensating schemes proposed to date try to compensate for 
the DC shift in VT, the previous analysis shows that the transient shifts stemming from the 
charge injection and clock feed-through can induce significant error in the pixel current. 
Following the analysis, the dynamic effects can be reduced by using either a larger storage 
capacitor or a smaller switch TFT. However, the size of switch TFT determines the settling 
time [17], and the size of storage capacitor is limited by the aperture ratio and pixel area. 
6.2 Successive Calibration 





























where, IDS is the current in the TFT, K and α are the gain and power parameters in the TFT I-
V characteristic, respectively, β the power law index of hydrogen escape rate, and γ the 
Table 6.1: Parameters of GP, SP, and 3-TFT step-calibration pixel circuits used in simulations 
and measurement 
Name Description Values  
W/L(T1) Size of  T1 400/23 
W/L(T2) Size of  T2 100/23
W/L(T3) Size of  T3 100/23 
W/L(T4) Size of  T4 400/23 
W/L(TOLED) Size of  T4 750/23 
CS Storage capacitance 2 pF 
COLED OLED capacitance 5 pF 
IP Programming current 1 µA 
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power parameter relating dangling bond creation to the band tail states [45]. Assuming that 
the maximum achievable accuracy of the system is set by the digital to analog converters 
(DACs) of the source driver, the refresh time of any individual pixel must be smaller than the 
time required for the VT-shift to become larger than a voltage-step of the driver DAC. Thus, 





















Here, VS is a voltage step of the driver DAC, t∆ the corresponding time of ∆VT, and tr the 
maximum refresh time. The simulation results for two different driver DACs are shown in 
Figure 6.5. For γ, β, α, and t0, the values listed in [47] are used and the aspect ratio of the TFT 
Figure 6.5: The maximum refresh time for digital calibration. 
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is set to 400 µm/ 27 µm with a mobility of 0.5 cm
2
/Vs and IDS=1.5 µA. It is clear that the 
refresh time is larger than 100 s, and it increases as the TFT ages. Also, the non-linear part of 
the curves can be avoided by pre-stressing the TFT, to get a slower refresh rate. Moreover, 
Figure 6.5 signifies that the VT-shift is a very slow process. Thus, by knowing the previous 
VT, a single-bit ADC can follow the aging to acceptable accuracies. To do so, the pixel is 
programmed with a voltage as 
),(),( , jiVVjiV ncalrefref 10 −+= . (6.7)
in which, Vref(i,j) is the reference voltage of the pixel at the i
th
 row and j
th
 column and Vcal,n-
1(i,j) the previous calibration voltage of pixel (i,j). Then, the current of each pixel is 
compared with a reference current, which can be the current of a reference pixel that is not 
under stress thus remaining stable. The calibration voltage is updated based on the state 
machine shown in Figure 6.6. Unlike the successive approximation ADC [98], the calibration 
Figure 6.6: Digital calibration using a single-bit current comparator. 
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voltage of each pixel is updated by only one step voltage (VS) during each calibration turn. If 
Cmp is one (the estimated VT is smaller than the real VT), state machine goes to S1. If Cmp is 
zero (estimated VT is bigger than the real VT), the state machine goes to S2. The small refresh 
time for the display ensures that the driver does not lose any aging data. For example, to 
calculate the refresh time, we assume that there is a comparator for each display column. 
During the blanking time (of the order of 500 µs) which is the free time at the end of a frame, 
we can extract the aging of at least 10 rows considering that the programming of each row 
(a)                                                                    (b) 
Figure 6.7: (a) 3-TFT AMOLED and (b) AMI pixel circuits for the step-calibration driving 
scheme. 
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with a reference voltage takes less than 20 µs. Hence, the refresh time for a high definition 
display (1920xRGBx1080) with a 60 Hz frame rate is around 2 s which is much smaller than 
the needed 100 s.  
Moreover, this technique can resolve any offset associated with the source driver since 
the offset has the same effect as the VT-shift. Also, to control the offset associated with the 
current comparator and reference current, one can calibrate all the comparators and reference 
pixels with a fixed current at the beginning. For this calibration, the pixel current is replaced 
with a fixed current and the same algorithm shown in Figure 6.6 is used to calibrate the 
comparator and reference pixel circuits. Thus, Vref0 in  (6.7)  is replaced with Vref0(j), which is 
for the comparator at the j
th
 column. To avoid increasing the source driver size, the state 
machine can be implemented as a firmware at the controller. To pass the results of the 
comparators to the controller, the shift register chain that exists in the source driver for 
writing the row data can be used. However, the remaining issue is the size of comparators 
that can result in a significant increase in the die area.  Figure 6.7 displays two pixel circuits 
based on the step-calibration driving scheme applied to AMOLED displays and APSs. Here, 
the pixel current is observed through the Monitor line to extract the shift in VT of T1.  
The step-calibration proposed in Figure 6.6 benefits from simple implementation but it 
does not follow abrupt changes in the VT. While the VT shifts gradually due to aging, it 
changes sharply due to temperature variations. Thus, for applications in which the 
temperature varies abruptly, a new driving scheme is required. A modified version of the 
step-calibration presented here that can follow any sharp variation in VT. To improve the 
algorithm, two gain stages are added to the state machine (see Figure 6.8). When the system 
is in state E, the previous extract VT, VT(i,j), is applied to the pixel in the i
th
 row and j
th
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column. If the Trigger is zero, the system changes its state to G1, which means the actual VT
is larger than VT(i,j). At the state G1, the predicted VT is increased by VS. The states G2 and 
G3 operate similarly as G1. The only difference is that state G2 changes the operational 
mode to G3 if Trigger is zero, and state G3 increases VS intelligently to expedite the 
extraction of VT-shift. States L1, L2, and L3 are the counterparts of G1, G2, and G3 for 
negative VT-shift and are used when the actual VT is smaller than the previously calculated 
one. Simulation results for the number of required iterations to extract the different VT-shifts 
are depicted in Figure 6.9. While the number of iterations increases linearly using the 
algorithm of Figure 6.6, the gained algorithm reduces the required number of iteration 
significantly.  
The proposed driving scheme inherently cancels the offset associated with the different 
components including drivers, pixel circuits, and up to the current comparator. Figure 6.10 
































Figure 6.8: State diagram used for gained step calibration. 
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circuits. While the error in the pixel current due to 0.1 V offset is over 5% for the 
conventional 2-TFT, it is around 0.5% for the new driving scheme.  





Figure 6.10: Effect of driver offset on the pixel current. 
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6.3 Arrays Structure and Timing 
Figure 6.11 (a) presents the integration method for the new pixel circuit along with the 
required blocks. The extraction procedure occurs in two different stages of device lifetime. 
First, the panel is put under calibration after fabrication and the data is stored inside the 
extraction memory. At this stage, timing is not an issue since the normal operation of the 
display is halted. The second calibration is performed during the normal operation of the 
display. Here, the calibration should be done without affecting the frame rate and timing of 
the display during normal operation. Thus, the extraction can be done in two different ways: 
blanking-time or simultaneous extraction. 
6.3.1 Blanking-time extraction 
As Figure 6.11 (b) shows, only one extraction procedure occurs during a frame time 
and the VT extraction of the pixel circuits in the same row is performed at the same time. 
Therefore, the maximum time required to refresh a frame is 
EPF n τττ +⋅= . (6.8) 
Here, τF is the frame time, τP the time required to write the pixel data into the storage 
capacitor, τE the extraction time, and n the number of rows in the display. In normal 
operation, assuming τE =m.τP, the frame time can be rewritten as 
PF mn ττ )( += . (6.9) 
Following (6.9), there will be Pm τ⋅ blanking time at the end of each frame that can be used 
for calibration. For example, for a QVGA display (240x320) with a frame rate of 60Hz, if 
m=10, the programming time of each row is 66 µs, and the extraction time is 0.66 ms.  
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Figure 6.11: Arrays structure and proposed timing for calibration.  
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Here, the reference current is duplicated for each pixel at the row using a current mirror. 
Thus, the reference current sources do not occupy too much area. 
6.3.2 Simultaneous extraction 
Another method is simultaneous extraction in which the extraction can be performed 
during the programming cycle (see Figure 6.11 (c)). In this case, the pixel current is 
compared to a programming current instead of a fixed reference current. Therefore, the frame 
time is Pn τ⋅ , which fits in the timing budget of large-area displays easily. In this case, it is 
hard to duplicate the current using a current mirror since the reference current is different for 
each pixel. Thus, a complicated programmable current source is required at each comparator 
to provide the reference current. To reduce the number of programmable current sources at 
the source driver IC, the extraction occurs for one or few columns at each frame time, and so 
the current sources are shared between the pixels. 
6.4 Configurable Current Comparator 
Figure 6.12 (a) shows a configurable current comparator [99], which operates as the 
output buffer and current comparator. To act as an output buffer, Vb1 which is connected to 
the corresponding DAC at the source driver has the pixel luminance data, Vb2 is Vdd, and 
CMP is zero. Therefore, the pixel is programmed through the Vout/Iin port. For comparing the 
current, CMP is one, and Vout/Iin port conveys the reference and pixel currents to the current 
comparator. To improve the comparator resolution, the input current is amplified by 
(R1+R2)/R2. Since the ratio of these resistors is important, their value can be low, thus 
reducing the input referred noise and die area. The signal diagram of Figure 6.12 (b) is used 
to test the operation of the comparator. 
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(a) 
(b) 
Figure 6.12: (a) Configurable current comparator and (c) signal diagram for comparator 
operation.
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During the reset cycle, the current of a reference pixel, which is programmed by Vref0(j),
is conveyed into the current comparator. As a result the gate voltage of M2 is self-adjusted to 
allow the reference current to pass. The internal nodes of the latch (M3-M12) are also set to 
Vdd. During the sense cycle, the normal pixel circuit is connected to the current comparator 
through monitor port of the pixel and Vout/Iin port of the current comparator. Therefore, the 










Here, ro2 is the output resistance of M2. Then, the latch is activated and its state changes 
according to the difference between voltages at nodes A and B. The output of the latch can be 
used to adjust the calibration voltage.  
During normal operation, the gate voltage of T1 is charged to VP+VT0 +∆VT where VP is 
the programming voltage and VT0 the initial threshold voltage of T1. Then T2 is turned off 
thus affecting the gate voltage of T1 by charge injection [84]. The effect of charge injection 












Here, VH  is the ON voltage of SEL1. Thus, as ∆VT increases, the magnitude of ∆V2 reduces. 
As a result the voltage remains on the gate of T1 after turning of T2 increases, and so the 
pixel current increases. However, If T2 of the normal pixel circuit turns off during the sense 
cycle, the comparator will compare the pixel current affected by charge injection, and so this 
effect can be compensated by calibration. This is further explained in the next section by 
measurement results. 
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6.5 Measurement Results and Discussions  
Figure 6.13 shows the photo-micrograph of the fabricated pixel circuit and the current 
comparator in amorphous silicon and 0.8-µm high voltage CMOS technologies, respectively. 
The diode connected transistor TO and the capacitor CO in the pixel emulates the OLED. A 













Figure 6.13: Photomicrograph of (a) fabricated pixel circuit and (b) configurable current 
comparator.
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Also, level shifters are used for converting the low-voltage signals to high voltage signals. 
The Vdd and Vss of the current comparator are 18 V and 0V, respectively, while Vdd and 
Vss of the pixel are 10 V and -10 V. Vb1 and Vb2 are set at 10 V (Vb1=Vb2 results in lower 
power consumption). For R1 and R2, 100 KΩ and 100 Ω external resistors are used, 
respectively. The frame rate is 60 Hz, and the programming and calibration time is 20 µs. 
Here a 1x2 array is integrated with the discrete pixels where one pixel is used as reference 
pixel and the other one as working pixel. The current of working pixel is measured by using a 
trans-resistance amplifier connected between the ground and source of T1. Also two 100-pF 
external capacitors are used to emulate the parasitic capacitance of the Monitor and Vdata 
lines in a real panel. 
Figure 6.14 (a) shows the response of the pixel current to a step voltage applied to the 
gate of the drive TFT. As it is clear, the current settles in less than 10 µs, which means that 
the current comparator is not a limiting factor for the refresh time. Moreover, the settling 
time is independent of the load at the monitor line since the monitor line is virtually grounded.  
Figure 6.14(b) shows the gain of the current between input and that of passing through Vb2, 
which follows the ratio of R1 and R2. 
To emulate the VT-shift for the next measurement, the ground voltage of the pixel 
circuit is increased. The extracted calibration voltage (Vcal) is depicted in Figure 6.15 (a) for 
both cases with charge injection compensation (case 1: turning off T2 during the sense cycle) 
and without charge injection compensation (case 2: T2 is ON during the sense cycle). The 
calibration voltage is used to compensate for the aging during the programming cycle. Here, 
a programming voltage is added to the calibration voltage and applied to the gate of T1 while 
T2 is ON (the current of T1 at this cycle is called programming current). Then T2 turns off 
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and T1 provides a current called hold current to the OLED for the rest of the frame time. The 
calibration voltage for case 1 is larger than that of case 2 but the slope of case 1 is 0.8 
whereas the slope for case 2 is 0.96. As a result, the programming current of case 1 starts 
dropping as VT shifts while the programming current of case 2 is stable (see Figure 6.15 (b)).  
(a) 
(b) 
Figure 6.14: (a) Settling time for different step voltages and (b) gain of configurable current 
comparator.




Figure 6.15: Measurement results of (a) calibration voltage (b) programming current and (c) hold 
current for calibration with and without charge injection compensation.
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On the other hand, as shown in Figure 6.15 (c) the hold current of case 1 is stable, but the 
hold current for case 2 increases. Also, the hold current of case 1 is larger than that of case 2 
since the total effect of charge injection is compensated. These results corroborate with the 
conclusions arising from (6.7). As predicted, the error in the pixel current is 0.47 % which is 
within the range of the quantization error of DACs at the source driver.  
The successive calibration can be used to compensate for the other components of the 
pixel such as the OLED [101].  
6.6 Summary 
The driving scheme proposed in this section reduces the aging effects down to 0.5% by 
controlling the DC and transient shifts in the VT and gate voltage of drive/amplifier TFT. 
Moreover, the algorithm presented here can inherently manage the offset associated with 
different driving components reducing the complexity of the driver IC. Adding gain states to 
the extraction algorithm enables tracing of sharp variation in VT using a single bit comparator 
with reasonable number of iterations.  Taking advantage of the slow aging rate of a-Si TFTs 
and fast settling of voltage programming, a single-bit current-mode comparator is designed 
for digital calibration. The refresh time of the proposed calibration can be as low as 2 s for a 
high definition panel (1920 x 3 x 1080). Measurement results presented here show that the 
error in the pixel current after a 5-V shift in the threshold voltage of the drive TFT is less 
than 0.47 %, which is in the range of the quantization error of the source driver. 
                                                
Chapter 7 
Conclusion 
  Despite the spatial and temporal non-uniformities, associated with the thin-film 
transistor (TFT), implementation of stable and uniform backplanes in which the TFTs serve 
as analog components is investigated in this thesis. The development of stable driving 
schemes for different applications is a critical step toward the realization of reliable and 
practical imagers and displays. In addition to high stability, the implementation cost, power 
consumption, and additive noise must be mitigated. To maximize the performance of various 
applications, different solutions are required since the specifications vary substantially. Thus, 
a set of driving schemes that can cover a wide range of intended applications for TFT 
backplanes is proposed.  
Although the current mode active matrix has an intrinsic immunity to mismatches and 
differential aging, the long settling time at low current levels and large parasitic capacitance 
is a lingering issue, particularly for large area applications. Consequently, a current-biased 
voltage-programmed (CBVP) pixel circuit that benefits from the high immunity of current 
programming yet has a fast settling time, low implementation cost, and low power 
consumption is proposed. In particular, the CBVP driving scheme is adequate for 
technologies which are prone to mobility as well as VT variations. A 16x12 sensor array is 
fabricated with CBVP pixel circuit that demonstrates a low noise. The array uses operational 
trans-resistance amplifier (OTRA) as the readout circuitry. This enables a faster readout 
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process and therefore real time operation. In addition, and unlike the hybrid PPS-APS driving 
schemes, a gain-boosting technique based on a MIS capacitor is developed that can improve 
the input dynamic range from extremely low to high input signal intensities.  
For very low current levels and large area applications, a fast current driver is also 
developed. The settling time for a 100 nA current in the presence of a 200 pF parasitic 
capacitance is more than 2 ms for the conventional current source, whereas the settling time 
is less than 4 µs for the proposed current driver. This block can be used in a hybrid driving 
scheme in which current programming is used to extract the non-uniformity of the panel, 
while the normal operation is according to voltage programming. 
For low-cost small-area AMOLED displays, a charge-based compensation technique is 
designed. Since on-pixel compensation is used and no change in driver requirement, the 
implementation cost is minimum. Measurement results of a fabricated 9-inch WXGA display 
show a high uniformity, despite the aging the panel with a gray-sclae pattern for almost 200 
hours. 
For high resolution devices, a driving scheme is required that provides less than a 1% 
non-uniformity. As a result, all the secondary effects such as charge-injection and clock feed-
through becomes important. Also, a successive calibration using a current comparator is 
proposed. This driving scheme can provide for 0.5 % uniformity despite a 5-V shift in the VT
of the drive (amplifier) TFT. Also, this technique can be used in calibrating other component 
of the pixel such as the OLED and/or sensor. 
The driving schemes presented in this thesis enable the use of TFT backplanes in a 
wide range of applications with different specifications. A quantitative comparison of these 






































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Appendix A  
Enhanced Voltage Driving Schemes 
  Design of the VPPCs that provides the required configurability for voltage 
programming is hindered by several issues: complexity (a lower yield and aperture ratio), 
extra controlling signals (more complex external drivers), and extra operating cycles 
(overhead in power consumption). Moreover, the limited time provided for VT-generation by 
the conventional addressing scheme, results in imperfect compensation. 
A. 1 Interleaved Addressing Scheme 
The interleaved addressing scheme depicted in Figure A.1 is based on VT generation 
for several rows simultaneously. The rows in a panel are divided into few segments and the 
VT- generation cycle is carried out for each segment. As a result, the time assigned to the VT-
generation cycle is extended by the number of rows in a segment leading to more precise 
compensation. Particularly, since the leakage current of a-Si:H TFTs is small (of the order of 
10
-14
), the generated VT can be stored in a capacitor and be used for several other frames (see 
Figure A.1). As a result, the operating cycles during the next post-compensation frames are 
reduced to the programming and driving cycles similar to the operation of conventional 2-
TFT pixel circuit [6]. Consequently, the power consumption associated with the external 
driver and with charging/discharging the parasitic capacitances is divided between the same 
few frames. In Figure A.1, the number of frames per segment is denoted as ‘h’ and the 
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number of frames per compensation interval as ‘l’. As seen, the driving cycle of each row 
starts with a delay of τP from the pervious row, which is the timing budget of the 
programming cycle. Since τP (of the order of 10 µs) is much smaller than the frame time (of 
the order 16 ms), the latency effect is negligible. However, to improve the brightness 
accuracy, one can either change the programming direction each time, so that the average 
brightness lost due to latency becomes equal for all the rows or takes into consideration this 
effect in the programming voltage of the frames before and after the compensation cycles. 
A.1. 1 3-TFT Pixel Circuit 
Figure A.2(a) demonstrates a 3-TFT pixel circuit designed for the interleaved 
addressing scheme. During the first operating cycle, node A is charged to a compensating 
voltage. To turn off the OLED, the voltage at node A and C are charged to a higher voltage at 
the second operating cycle.  
During the third operating cycle, node A and C are discharged through T1 until the 
voltage reaches VT of T1. A programming voltage is added to the generated VT by 
bootstrapping during the fourth operating cycle. Thus, the current in the pixel during the fifth 
operating (driving) cycle becomes independent of VT shift. Figure A.2 (b) shows the 
Figure A.1: Interleaving addressing scheme for low-power low-cost applications. 
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macrograph of the fabricated 3-TFT pixel using a-Si:H technology. Here a diode connected 
TFT (TOL) and a capacitor (COL) is used to emulate the OLED and its intrinsic capacitance 
respectively.  
The extracted waveform for the operation of the pixel circuit using the interleaved 
addressing scheme is depicted in Figure A.3 (a), in which the number of frames in the 
compensation interval is 9. The inset plot denotes the different operating cycles including the 
compensation cycles. The transient cycle is explained in the next section. It is evident that the 
pixel current remains constant during the generation and post-compensation frames.  
(a) 
 W/L(T1) 400/23 
            
      (b) 
 W/L(T2) 150/23 
 W/L(T3) 100/23 
 W/L(TOL) 750/23 
 COL 6 pF 
 CS1 2pF  
 CS2 1pF 
Figure A.2: A-Si:H 3-TFT voltage-programmed pixel circuit, and (b) photomicrograph of the 
fabricated pixel circuit (TFT sizes are denoted in µm). 
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(a) 
Figure A.3: (a) Measured pixel current for the interleaved addressing scheme, and (b) pixel current 
for different frames in the compensation interval.   
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Figure A.3 (b) signifies the average pixel current for the frames in a compensation interval. 
The current drops by only a few percent due to the existence of leakage. However, this can 
be compensated during the programming cycle of post-compensation frames with a slightly 
larger current. 
As listed in Table A.1, the power consumption of a 2-TFT RGB QVGA panel power 
consumption is 230 mW. The power consumption is calculated based on the current passing 
through a single pixel during different operating cycles for maximum brightness (1 µA) and 
the current of the source driver used to charge/discharge the storage/parasitic capacitance. 
Table A.1: Power and complexity of different driving schemes 
Type Power Consumption at 1µA 
Number of IOs 
Controlling Data 
2-TFT 230 mW 240 960 
Compensated 446 mW 720 960 
Interleaved 250 mW 290 960 
Figure A.4: Array structure sustaining the interleaved addressing scheme. 
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However, the compensation cycles increases the power consumption for the voltage 
programming to 446 mW whereas it is reduced to 250 mW by the 9-frame interleaved 
addressing, reducing the overhead in power consumption by approximately 90%. 
Generally, compensation schemes add at least two more controlling signals to each row 
[83] resulting in a larger and more complex external driver. As indicated in Table A.1, this 
issue is well controlled by the interleaved addressing scheme and with the array structure 
presented in Figure A.4. The proposed array structure diminishes the wasted area caused by 
extra GSEL signal by sharing VSS and GSEL signal between two physically adjacent rows. 
Moreover, VSS and GSEL of each row in the same segment are merged together and form 
the segment GSEL and GVSS lines. Consequently, the controlling signals are reduced to 290 
from 720 and approach to 240 by including more rows in each segment. Moreover, the 
number of blocks driving the signals is also reduced resulting in lower power consumption 
and lower implementation cost. 
Figure A.4 shows a set of simulation results for different values of V2 and sizes of T2 
(W2). As depicted in the inset, the larger the T2 the higher the charge injection effect and so 
Figure A.5: Influence of non-idealities on the pixel current.   
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the current rises faster due to the VT shift (see Chapter 6). Consequently, this can be used to 
compensate for OLED luminance degradation. However, a larger T2 reduces the 
compensating voltage developed at the gate of T1 during the third operating cycle due to 
higher charge injection and clock-feed through effects. This results in a smaller turn around 
voltage, which means the pixel current starts dropping for smaller VT shift.  
The measurement results depicted in Figure A.6 (a) highlight the significance of issues 
discussed above while supporting the simulation results shown in Figure A.5. To magnify the 
effects, the pixel is programmed at high current and a small voltage is used for V2 (24 V), 
while V1 is 17 V. Consequently, the circuit reaches its turn around voltage sooner. It is 
(a) 
(b) 
Figure A.6: Measurement results for (a) accelerated and (b) normal lifetime tests.   
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evident that the current increases at the beginning due to the charge injection effect. However, 
after 30 hours the current drops, since the pixel cannot compensate for any larger VT-shift. 
However, the maximum current required by an OLED is approximately 1 µA resulting in 
smaller VT-shift overtime, and so the pixel continues to operate at realistic operating 
conditions for longer time, even with small V2. 
The measurement results in Figure A.6 (b) are based on a moderated current stress 
level and larger V2 (28 V). The conventional 2-TFT pixel current drops by over 70% whereas 
the 3-TFT pixel current increases by 9% which can partially compensate for OLED 
luminance degradation. It is expected that pixel stability can meet requirements for mobile 
applications ranging from cell phones to digital cameras.  
Appendix B  
Short-Term Stress Driving Scheme 
 Until recently, circuits in a-Si:H technology have employed steady-state (dc) bias 
conditions in which the thin film transistors (TFTs) suffer from threshold voltage shift (VT-
shift) over time. Here, an a-Si:H local current source (LCS) [75. 76] is used to adjust the 
circuit current bias. Since the LCS circuit is under stress for a small fraction of operation 
time, its current remains stable. The measurement and analysis of the LCS circuit indicate 
that the a-Si:H TFT is stable under short-term bias stress for over 50000 hours. 
B. 1 Stability Analysis of Short-Term Stressed TFTs
The most appealing application of the a-Si:H technology is the large-area active matrix 
structure for display and imaging applications. In these applications, the programming time is 
a small fraction of the frame time; i.e. for a 320x240 matrix structure with a frame rate of 60 
Hz (frame time is 16.7 ms) the programming time is less than 70 µs. As a result, if a TFT is 
used for the programming cycle, it is under stress for less than 1% of the frame time. The 
analysis and measurement results show that such a stress condition leads to a stable operation 
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where VGS is the gate-source voltage of the TFT, VT0 the initial threshold voltage, t0 the time 
constant, β measure of time dependence of hydrogen dispersion, and α the power index in the 
I-V characteristics of the TFT, where the I-V characteristics is given by IDS = K(VGS-VT)
α
. 
Here, K is the gain parameter. Also, tsh_st is the stress time of the TFT. The stress time of the 










Here, tp is the programming time, tf the frame time, and tlife1 the anticipated life time of the 
circuit. Substituting (B.2) into (B.1), we can calculate the life time of the circuit based on an 


































For example, if a shift of 0.5 V is acceptable for an application, the lifetime of the circuit will 
be higher than 50000 hours. Here, we use the values listed by S. M. Jahinuzzaman 2005 [47].  
More importantly, the relaxation process during the time in which the TFT is not under 
stress is ignored in the lifetime calculation. During this time, any possible shift in the VT of 
the TFT is partially annealed; thus, the lifetime will be higher than the one calculated in (B.3). 
To investigate the effectiveness of the short-term biased stability of a-Si:H TFTs, a 
long term measurement was conducted. The same TFT as the one used for Figure 1 was used 
for this experiment after annealing at 170 
◦
C. We put a TFT under stress with VGS=VDS=15 V 
for a small time during 16 ms frame time, and repeated for a test time interval. The 
measurement results are for an inverted staggered a-Si:H TFT structure that was fabricated 
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using Standard plasma enhanced chemical vapor deposition (PECVD) at the temperature of 
300 ◦C. Also, the thickness of a-SiN layer is 300 nm. The TFT current was measured during 
the stress condition (VGS=VDS=15 V). Figure B.1 demonstrates the result for different duty 
cycles. It is evident that the current of the TFT is stable after 120 hours of operation for even 
0.5 ms stress time within a 16 ms frame time.   
B. 2 Stable Circuit Design 
The short-term stressed stability of the a-Si:H TFTs is used to implement a stable 
driving circuit for active matrix applications such as AMOLED displays. Figure B.2 (a) 
presents a circuit that provides a bias voltage that compensates for the VT-shift in the current 
of the drive TFTs.  
Figure B.1: Stability of the a-Si:H TFT under short-term stress. 
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During the first operating cycle, S1 is open, and SEL is high. As a result, node A is 
charged to VBIAS, and node B goes to an appropriate voltage that allows all the current of the 
Figure B.2: Stable circuit design based on the stability of a-Si:H TFT under short-term stress. 
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voltage-control current source (VCCS) to pass through T1. The voltage at node B at the end 














where IB is the current of VCCS. In the next operating cycle, SEL goes to a low voltage, and 
S1 is closed, and so voltage at node A goes to VON_S1+VT+(IB/K)
1/ α
 where VON_S1 is the ON 
voltage of S1.   
Figure B.2 (b) is an implementation of VCCS with a-Si:H TFTs as a local current 
source (LCS). During the first operating cycle, the gate-source voltage of TLCS goes to VP = 
VBLCS1- VSS1. Considering the fact that TLCS is in saturation region, its current is given by 
K(VP-VTLCS)
α
 where VTLCS is the threshold voltage of TLCS. During the second operating cycle, 
the gate and source voltages of T1 go to VON-S1 so that TLCS is not under stress. The voltage 
on the VBIAS_COMP line becomes VP+VT1-VTLCS+VON_S1, and so the current of T1 stays at K(VP-
VTLCS)
α
. If the timing of the proposed circuit and driving scheme is the same as the 
measurement condition, TLCS will be stable. As a consequence, since the current of T1 is 
adjusted by the TLCS current, the current of T1 remains stable.  
Figure B.3 displays the simulation results for the circuit in Figure B.2(a). Here, the size 
of T1 and TB1 is 400 µm/ 23 µm and the CS is 4 pF. The simulation results are based on a 
physical model in which the parameters are extracted from a set of fabricated TFTs. It is 
evident that the VBIAS_CMP includes the threshold voltage of T1. Thus, if we use this voltage to 
bias another TFT such as TB1 which has the same bias conditions as T1's,  the current of that 
TFT remains stable. 
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To have a stable current provided by TLCS, it should be in saturation regime of 
operation. However, following (B.4), the drain voltage of TLCS drops as the VT of T1 
increases, which moves TLCS to the linear regime of operation. Therefore, the lifetime of the 
circuit is limited also by the saturation condition of TLCS. Considering that the initial 
threshold voltages of T1 and TLCS are the same, the maximum acceptable VT-shift that do 
not violate the saturation condition of TLCS is calculated as  
PSSBIAST VVVV 2(max) 11 −−=∆ . (B.5) 
Since the current of T1 is constant, its VT-shift follows the constant current stress model [47].  
Figure B.3: Simulation results of the circuit depicted in Figure B.2. 










































where γ is a power parameter having a value in range of 1.5-1.9 [47]. According to (B.6), we 
can fit the circuit lifetime for a specific application by using appropriate values for VSS1 and 
VBIAS. Following (B.6) and (B.3), the lifetime of the circuit is defined as ),min( 21 lifelifelife ttt ≤ . 
Appendix C  
OLED Electrical Calibration 
  This section presents a stable compensation scheme for AMOLED displays based on 
the strong interdependence observed between the luminance degradation of OLED and its 
current drop under bias stress [100]. This feedback based compensation provides 30% 
improvement in the luminance stability under 1600-hour of accelerative stress. To employ 
this scheme in AMOLED displays, a new pixel circuit is presented that provides on-pixel 
electrical access to the OLED current without compromising the aperture ratio.  
C. 1 Interdependence Between Electrical and Luminance Degradation  
Figure C.1 shows the lifetime results of a 4-mm
2
 PIN-OLED with a red phosphorescent 
emitter for a constant luminance of 1500 nits/cm
2
. A constant voltage of 3 V is applied to the 
OLED and the current and luminance are measured every 10 minutes. As seen, the ratio 
between luminance and current degradation is almost constant for the entire range. Here, L
and I are the degradation in the OLED luminance and current, respectively, and L0 and I0
are the respective initial values. From the observed interdependence, it appears very likely 
that both luminance degradation and drop in the drive current in the OLED have a common 
source, and that may be the charge trapping/de-trapping at the interface of the different layers 
[12]. Thus, it is possible to control the aging of OLED using its output electrical signals. 
Although, there is a deviation at degradation levels higher than 60 %, we adopt a linear 
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approximation for the compensation scheme.  
C. 2 Electrical Compensation of OLED Degradation  
To investigate the effectiveness of the electrical feedback, an OLED sample is put 
under constant luminance stress of 1500 nits/cm
2
. Every 30 minutes, a 3-V bias is applied to 
the OLED and its current is measured. Using a simple linear approximation, the OLED 
















in which K is the correction factor, IP(0) the initial programming current, IB(0) the initial 
biasing current following the 3-V bias, and IB(n) and IP(n) the biasing and programming 
currents after n/2 hours, respectively. Here, the current of an unstressed OLED at 3-V bias is 
used as IB (0) during each measurement interval. Then, the new programming current, IP(n), 
Figure C.1: Interdependence between current and luminance degradation of the OLED. 
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is applied to the OLED and its luminance is measured. Measurement results depicted in 
Figure C.2 show that electrical feedback compensates for the degradation by 30%. The 
constant current (i.e. when K=0) results in 40 % luminance drop whereas the degradation 
when K= 1 and K =2 is less than 10 %. Here, the initial luminance is 300 nits. The correction 
factor and the linear approximation may vary for different OLED technologies. Nevertheless, 
the method shows promising improvement when the degradation in OLED current and 
luminance exhibit strong interdependence for a given biasing voltage. 
C. 3 Pixel Circuit for OLED Compensation 
To adopt this technique in an AMOLED display, the pixel circuit shown in Figure C.3 
(a) is designed to provide electrical access to compensate both the drive TFT (T1) and OLED 
instability. The select lines of adjacent rows (SEL[i] and SEL[i+1]) and the data lines of 
Figure C.2: Electrical feedback measurement data for (a) OLED current and (b) OLED 
luminance at constant current (i.e. for K=0). 
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adjacent columns (DATA[j] and DATA[j+1]) are shared to not compromise the aperture ratio 
and to enable use of simpler external drivers. To extract the TFT instability, SEL[i] and 
SEL[i+1] is high and node A is charged to a calibration voltage while node B is set to VSS. 

























Figure C.3: : (a) Proposed pixel circuit to control OLED degradation using electrical feedback and 
(b) photo micrograph of the fabricated pixel circuit in which T1 = 400/23, T2=100/23, T3 
=200/23, T4=400/23, TOLED=750/23, CS=2 pF, and COLED =6 pF (the sizes are in µm). 
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the calibration voltage increases over time by a step voltage until the current becomes equal 
to a reference current, and so the number of steps determines the threshold voltage shift 
( VT) [99]. Also, by charging node A to zero and applying a biasing voltage to node B, the 
OLED current can be read back so as to manage the OLED luminance degradation following 
(1). During the normal operation, SEL[i] is high and node A is charged to a programming 
voltage modified according to the extracted VT and luminance degradation.  
To investigate the stability of the current of TFT pixel, a test circuit was fabricated 
using standard plasma enhanced chemical vapor deposition (PECVD) for a-SiN, a-Si:H, and 
passivation layers at the temperature of 300 C (see Figure C.3(b)). In the fabricated pixel 
circuit, a diode connected TFT is used to emulate the OLED. Measurement results of TFT 
stability compensation are presented in Figure C.4. The current is stable, despite a 2-V shift 
in the threshold voltage of T1.  
Figure C.4: Measurement results of compensating for TFT instability. 
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